PCM1822 datasheet(8/41 Pages) TI

8 / 41 page

at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted)

MIN

NOM

MAX

UNIT

tf(BCLK)

BCLK fall time

90% - 10% fall time(2)

(1)

The BCLK minimum high or low pulse duration can be relaxed to 14 ns (to meet the timing specifications), if the SDOUT data line is

latched on the same BCLK edge polarity as the edge used by the device to transmit SDOUT data.

(2)

BCLK maximum rise and fall time can be relaxed to 13ns if BCLK frequency used in the system is below 20MHz. This can cause noise

increase due to higher clock jitter.

7.7 Switching Characteristics: TDM or I2S Interface

at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

td(SDOUT-BCLK)

BCLK to SDOUT delay

50% of BCLK to 50% of SDOUT

td(SDOUT-FSYNC)

FSYNC to SDOUT delay in

TDM mode (for MSB data with

TX_OFFSET = 0)

50% of FSYNC to 50% of

SDOUT

f(BCLK)

BCLK output clock frequency:

master mode (1)

24.576

MHz

tH(BCLK)

BCLK high pulse duration: master

mode

tL(BCLK)

BCLK low pulse duration: master

mode

td(FSYNC)

BCLK to FSYNC delay: master

mode

50% of BCLK to 50% of FSYNC

tr(BCLK)

BCLK rise time: master mode

10% - 90% rise time

tf(BCLK)

BCLK fall time: master mode

90% - 10% fall time

(1)

The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched

on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.

PCM1822

SBASAK0 – DECEMBER 2020 – REVISED MAY 2022

www.ti.com

Submit Document Feedback

Product Folder Links: PCM1822

PCM1822 Datasheet(PDF) 8 Page - Texas Instruments

PCM1822 Datasheet(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL