| Electronic Components Datasheet Search |
|
GS1503 Datasheet(PDF) 21 Page - Gennum Corporation |
|
|
|||||||||||||||||||||||||||||
GS1503 Datasheet(HTML) 21 Page - Gennum Corporation |
|
21 / 83 page ![]() 15879 - 4 21 of 83 1.6.2 Digital Audio Input Timing 1.6.2.1 AES/EBU Format Input A 6.144MHz (128fs) audio clock must be supplied to the ACLKA and ACLKB inputs. ACLKA is used to clock the AES/EBU digital audio signal for channels 1 to 4 (AIN1/2 and AIN3/4) into the device. ACLKB is used to clock the AES/EBU digital audio signal for channels 5 to 8 (AIN5/6 and AIN7/8) into the device. In AES/EBU input mode, the WCINB and WCINB external pins should be grounded. See Figure 20 for timing. Fig. 20 AES/EBU Input Configuration and Timing ACLKA/B AIN1/2, AIN3/4 AIN5/6, AIN7/8 6.144MHz Y/C b /C r [19:0] VIN[19:0] AIN5/6 GS1503 AIN1/2 AIN3/4 AIN7/8 ACLKA ACLKB Audio Channels 1 & 2 Audio Channels 3 & 4 Audio Channels 5 & 6 Audio Channels 7 & 8 6.144MHz (128 fs) 6.144MHz (128 fs) WCINA WCINB |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |