FXLS8974CF datasheet(60/96 Pages) NXP

60 / 96 page

NXP Semiconductors

FXLS8974CF

3-Axis Low-g Accelerometer

Field

Description

6 to 5

BUF_MODE[1:0]

Buffer data collection mode:

00: Buffer is disabled.

01: Stream Mode: buffer always contains the most recent 32 samples when overflowed. The oldest

sample data is replaced with new data when the buffer becomes full and a new sample arrives.

10: Stop Mode: buffer stops accepting new samples when full.

11: Trigger mode: The buffer will operate in circular mode until the trigger event occurs, collecting

up to

BUF_CONFIG2[BUF_WMRK[5:0]] samples; after a configured trigger event occurs the buffer

continues to accept up to (32-

BUF_CONFIG2[BUF_WMRK[5:0]]) samples, set the BUF_OVF flag,

and stop collecting further samples. Trigger mode allows acceleration data to be collected both before

and after the trigger event, with the maximum number of pre-trigger samples defined by the

BUF_

CONFIG2[BUF_WMRK[5:0]] setting.

Note: The BUF_OVF flag is cleared and the triggered mode re-armed once the host flushes or reads

all the buffer contents.

The available trigger sources are the SDCD within- and outside-of-thresholds events, and orientation

change event. These trigger sources are enabled in this register via the TRIG_SDCD_WT, TRIG_

SDCD_OT, and TRIG_ORIENT bits.

BUF_GATE

Output data buffer gate enable:

0: Buffer gate is bypassed (default). Output data buffer is automatically flushed when FXLS8974CF

transitions from WAKE to SLEEP or SLEEP to WAKE modes. This operation prevents acceleration

data from two different ODRs rates becoming mixed in the output buffer.

1: The Output data buffer input gate is enabled when transitioning from WAKE to SLEEP or SLEEP to

WAKE modes; the entire buffer contents must be read out or flushed (

BUF_CONFIG2[BUF_FLUSH]

= 1) to allow the further collection of sample data. Any new samples that arrive before the buffer has

been read out or flushed are discarded, and the BUF_GATE_ERR bit in the

SYS_MODE register

is asserted.

SYS_MODE[BUF_GATE_CNT] maintains a count of the number of samples discarded

since the BUF_GATE_ERR flag was asserted.

Although FXLS8974CF still transitions from WAKE to SLEEP or SLEEP to WAKE, the contents of

the FIFO buffer are preserved, and any new data samples are not stored in the buffer until it is either

emptied of flushed by the host application.

Notes:

• The BUF_GATE_ERR flag remains asserted as long as the buffer remains un-emptied.

• When triggered buffer mode (BUF_MODE = 11b) is selected and ASLP_COUNT ≥ 1, the

BUF_GATE setting is ignored.

• The BUF_GATE bit in 1: Trigger source is enabled, when set, holds the last data set stored in the

buffer before transitioning to the SLEEP or WAKE modes. After the buffer is flushed, FXLS8974CF

will start accepting new sample data into the buffer at the current operating mode ODR.

TRIG_SDCD_WT

SDCD within thresholds event buffer trigger enable:

0: Trigger source is disabled (default).

1: Trigger source is enabled

TRIG_SDCD_OT

SDCD outside of thresholds event buffer trigger enable:

0: Trigger source is disabled (default).

1: Trigger source is enabled

TRIG_ORIENT

Orientation change event buffer trigger enable:

0: Trigger source is disabled (default).

1: Trigger source is enabled

Table 79. BUF_CONFIG1 register (address 26h) bit description...continued

The buffer contents are flushed whenever the buffer is disabled (by setting BUF_MODE

= 00b), when

BUF_CONFIG2[BUF_FLUSH] is set, or after an automatic power

mode change when transitioning from WAKE-to-SLEEP or SLEEP-to-WAKE with

BUF_CONFIG1[BUF_GATE] = 0. The buffer contents are also automatically flushed on a

FXLS8974CF

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.5 — 11 March 2022

60 / 96

FXLS8974CF Datasheet(PDF) 60 Page - NXP Semiconductors

FXLS8974CF Datasheet(HTML) 60 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL