STA350B datasheet(82/94 Pages) STMICROELECTRONICS

82 / 94 page

STA350B, STA350BW

82/94

DocID018572 Rev 7

Two different behaviors can be configured by the VRESTG bit:

•

If VRESTG=’0’ the CxVR contribution is applied immediately after the corresponding

I2C bits are written.

•

If VRESTG=’1’ the CxVR bits are effective on channel volume only after the

corresponding CxVol register or master volume register is written (even to the previous

values).

8.22

Quantization error noise correction (address 0x48)

A special feature inside the digital processing block is available. In case of poles positioned

at very low frequencies, biquad filters can generate some audible quantization noise or

unwanted DC level. In order to avoid this kind of effect, a quantization noise-shaping

capability can be used. The filter structure including this special feature, relative to each

biquad, is shown in Figure 35.

By default, this capability is not activated to maintain backward compatibility with all the

previous Sound Terminal products. The new feature can be enabled independently for each

biquad using the I2C registers. The D7 bit, when set, is responsible for activating this

function on the crossover filter while the other bits address any specific biquads according to

the previous table. Channels 1 and 2 share the same settings. Bit D7 is effective also for

channel 3 if the relative OCFG is used.

CxVR

Mode

0 dB

-0.125 dB

-0.25 dB

-0.375 dB

VRESEN

VRESTG

Mode

Extra volume resolution disabled

Volume fine-tuning enabled and applied immediately

Volume fine-tuning enabled and applied when master or

channel volume is updated

NSHXEN

NSHB7EN NSHB6EN NSHB5EN NSHB4EN NSHB3EN NSHB2EN NSHB1EN

00000

STA350B Datasheet(PDF) 82 Page - STMicroelectronics