| Electronic Components Datasheet Search |
|
STA350B Datasheet(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA350B Datasheet(HTML) 43 Page - STMicroelectronics |
|
43 / 94 page ![]() DocID018572 Rev 7 43/94 STA350B, STA350BW Register description 94 8.3 Configuration register C (addr 0x02) 8.3.1 FFX power output mode The FFX power output mode selects how the FFX output timing is configured. Different power devices use different output modes. 8.3.2 FFX compensating pulse size register Table 6: D7 D6 D5 D4 D3 D2 D1 D0 OCRB CSZ3 CSZ2 CSZ1 CSZ0 OM1 OM0 1 0 1 1111 Table 22. FFX power output mode Bit R/W RST Name Description 0R/W 1 OM0 Selects configuration of FFX output 1R/W 1 OM1 Table 23. Output modes OM[1,0] Output stage mode 00 Drop compensation 01 Discrete output stage - tapered compensation 10 Full power mode 11 Variable drop compensation (CSZx bits) Table 24. FFX compensating pulse size bits Bit R/W RST Name Description 2 R/W 1 CSZ0 When OM[1,0] = 11, this register determines the size of the FFX compensating pulse from 0 clock ticks to 15 clock ticks 3 R/W 1 CSZ1 4 R/W 1 CSZ2 5 R/W 0 CSZ3 Table 25. Compensating pulse size CSZ[3:0] Compensating pulse size 0000 0 ns (0 tick) compensating pulse size 0001 20 ns (1 tick) clock period compensating pulse size …… 1111 300 ns (15 tick) clock period compensating pulse size |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |