| Electronic Components Datasheet Search |
|
MPC8540 Datasheet(PDF) 292 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 Datasheet(HTML) 292 Page - Freescale Semiconductor, Inc |
|
292 / 1302 page ![]() MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 6-42 Freescale Semiconductor Core Register Summary 6.13 Debug Registers 6.13.1 Debug Control Registers (DBCR0–DBCR2) 6.13.1.1 Debug Control Register 0 (DBCR0) 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 62 63 Field — IDM RST ICMP BRT IRPT TRAP IAC1 IAC2 — DAC1 DAC2 RET — FT Reset All zeros R/W R/W SPR SPR 308 Figure 6-48. Debug Control Register 0 (DBCR0) Table 6-32. DBCR0 Field Descriptions Bits Name Description 32 — Reserved, should be cleared. 33 IDM Internal debug mode 0 Debug interrupts are disabled. No debug interrupts are taken and debug events are not logged. 1 If MSR[DE] = 1, the occurrence of a debug event or the recording of an earlier debug event in the DBSR when MSR[DE] = 0 or DBCR0[IDM] = 0 causes a debug interrupt. Programming note: Software must clear debug event status in the DBSR in the debug interrupt handler when a debug interrupt is taken before re-enabling interrupts through MSR[DE]. Otherwise, redundant debug interrupts are taken for the same debug event. 34–35 RST Reset. Book E defines this field such that 00 is always no action and all other settings are implementation specific. The e500 implements these bits as follows: 0x Default (No action) 1x Causes a hard reset if MSR[DE] and DBCR0[IDM] are set. Always cleared on subsequent cycle. 36 ICMP Instruction completion debug event enable 0 ICMP debug events are disabled 1 ICMP debug events are enabled Note: Instruction completion does not cause an ICMP debug event if MSR[DE] = 0. 37 BRT Branch taken debug event enable 0 BRT debug events are disabled 1 BRT debug events are enabled Note: Taken branches do not cause a BRT debug event if MSR[DE] = 0. 38 IRPT Interrupt taken debug event enable. This bit affects only noncritical interrupts. 0 IRPT debug events are disabled 1 IRPT debug events are enabled 39 TRAP Trap debug event enable 0 TRAP debug events cannot occur 1 TRAP debug events can occur |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |