LPC43S30 datasheet(96/156 Pages) NXP

96 / 156 page

LPC43S50_S30_S20

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 20 January 2020

96 of 156

NXP Semiconductors

LPC43S50/S30/S20

32-bit ARM Cortex-M4/M0 microcontroller

10.1 Power consumption

Conditions: Tamb = 25 C; active mode entered executing code while(1){} from SRAM; M0-core in

reset; internal pull-up resistors disabled; PLL1 enabled; IRC enabled; all peripherals disabled; all

peripheral clocks disabled.

Fig 11. Typical supply current versus regulator supply voltage VDD(REG)(3V3) in active

mode

Conditions: VDD(REG)(3V3) = 3.3 V, Active mode entered executing code while(1){} from SRAM;

M0-core in reset; internal pull-up resistors disabled; PLL1 enabled; IRC enabled; all peripherals

disabled; all peripheral clocks disabled.

Fig 12. Typical supply current versus temperature in Active mode

002aah611

2.2

2.4

2.6

2.8

3.2

3.4

3.6

100

VDD(REG)(3V3) (V)

IDD(REG)(3V3)

(mA)

12 MHz

60 MHz

120 MHz

180 MHz

204 MHz

002aah612

-40

-15

100

temperature (°C)

IDD(REG)(3V3)

(mA)

12 MHz

60 MHz

120 MHz

180 MHz

204 MHz

LPC43S30 Datasheet(PDF) 96 Page - NXP Semiconductors

LPC43S30 Datasheet(HTML) 96 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL