Electronic Components Datasheet Search
  English  ▼

X  

MPC855T Datasheet(PDF) 64 Page - NXP Semiconductors

Part # MPC855T
Description  MPC860 PowerQUICC Family Hardware Specifications
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC855T Datasheet(HTML) 64 Page - NXP Semiconductors

Back Button MPC855T Datasheet HTML 60Page - NXP Semiconductors MPC855T Datasheet HTML 61Page - NXP Semiconductors MPC855T Datasheet HTML 62Page - NXP Semiconductors MPC855T Datasheet HTML 63Page - NXP Semiconductors MPC855T Datasheet HTML 64Page - NXP Semiconductors MPC855T Datasheet HTML 65Page - NXP Semiconductors MPC855T Datasheet HTML 66Page - NXP Semiconductors MPC855T Datasheet HTML 67Page - NXP Semiconductors MPC855T Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 77 page
background image
MPC860 PowerQUICC Family Hardware Specifications, Rev. 10
64
Freescale Semiconductor
CPM Electrical Characteristics
11.12 I2C AC Electrical Specifications
Table 26 provides the I2C (SCL < 100 kHz) timings.
Table 27 provides the I2C (SCL > 100 kHz) timings.
Table 26. I2C Timing (SCL < 100 kHZ)
Num
Characteristic
All Frequencies
Unit
Min
Max
200
SCL clock frequency (slave)
0
100
kHz
200
SCL clock frequency (master)1
1 SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3
× pre_scaler × 2).
The ratio SYNCCLK/(BRGCLK/pre_scaler) must be greater than or equal to 4/1.
1.5
100
kHz
202
Bus free time between transmissions
4.7
μs
203
Low period of SCL
4.7
μs
204
High period of SCL
4.0
μs
205
Start condition setup time
4.7
μs
206
Start condition hold time
4.0
μs
207
Data hold time
0
μs
208
Data setup time
250
ns
209
SDL/SCL rise time
1
μs
210
SDL/SCL fall time
300
ns
211
Stop condition setup time
4.7
μs
Table 27. . I2C Timing (SCL > 100 kHZ)
Num
Characteristic
Expression
All Frequencies
Unit
Min
Max
200
SCL clock frequency (slave)
fSCL
0
BRGCLK/48
Hz
200
SCL clock frequency (master)1
1 SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3)
× pre_scaler × 2).
The ratio SYNCCLK/(BRGCLK / pre_scaler) must be greater than or equal to 4/1.
fSCL
BRGCLK/16512
BRGCLK/48
Hz
202
Bus free time between transmissions
1/(2.2 * fSCL)
s
203
Low period of SCL
1/(2.2 * fSCL)
s
204
High period of SCL
1/(2.2 * fSCL)
s
205
Start condition setup time
1/(2.2 * fSCL)
s
206
Start condition hold time
1/(2.2 * fSCL)
s
207
Data hold time
0
s
208
Data setup time
1/(40 * fSCL)
s
209
SDL/SCL rise time
1/(10 * fSCL)
s
210
SDL/SCL fall time
1/(33 * fSCL)
s
211
Stop condition setup time
1/2(2.2 * fSCL)
s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com