TP-UART-IC

The reproduction, transmission or use of this document or it‘s contents is not permitted without express written authority. All

rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes

reserved.

25.15.10.41.33a

25.10.01

page

22

4

INTERFACE BLOCK DIAGRAM

PIN Description

(The drawing of the pins is shown on first page)

Pin #

Name

Type

Description

1

TxD

OUT

data transmit to host controller

2

RESn

IO_HYST

reset pin

3

VIF

SUPPLY

external supply (5V or 3.3V)

4

TSTIN_BDS

IO

input for digital test / baud rate select; output

for analog test

5

SAVE

OUT

save pin

6

DIV

IN

internal clock divider 2:1 active

7

VCC

POWER

external power supply 5 V

8

CSA

ANALOG

current changing rate control

9

VSP

POWER

interstate voltage blocking capacitor

10

VB+

POWER

positive bus pin

11

VB-

POWER

negative bus pin

12

TXO

ANALOG

transmit output current (bus signal)

13

RxIN

ANALOG

capacitive coupling of bus signal

14

MODE0

IN

mode control pin 1

15

MODE1

IN

mode control pin 2

16

TESTMODE

IN

mode control pin 3

17

X1

IN

crystal oscillator pin 1, external clock

18

X2

IN

crystal oscillator pin 2

19

TSTOUT_TW

OUT

digital test / temperature signal

20

RxD

IN_HYST

data receive from host controller