33903 datasheet(13/107 Pages) NXP

13 / 107 page

NXP Semiconductors

33903/4/5

PIN CONNECTIONS

4.2

Pin definitions

A functional description of each pin can be found in the Functional pin description section beginning on page 32.

Table 4. 33903/4/5 pin definitions

54 Pin

33905D

32 Pin

33905S

32 Pin

33904

32 Pin

33903

32 Pin

33903D

32 Pin

33903S

32 Pin

33903P

Pin Name

Function

Formal

Name

Definition

1-3, 20-

22, 27-

30, 32-

35, 52-

N/A

17, 18,

3-4,11-

14, 17-

21, 31,

N/A

N/C

Connect

Connect to GND.

N/A

14, 16,

17, 19-

N/C

Connect

Do NOT connect the N/C pins to GND. Leave

these pins Open.

VSUP/1

Power

Battery

Voltage

Supply 1

Supply input for the device internal supplies,

power on reset circuitry and the VDD regulator.

VSUP and VSUP1 supplies are internally

connected on part number MC33903BDEK and

MC33903BSEK

N/A

VSUP2

Power

Battery

Voltage

Supply 2

Supply input for 5 V-CAN regulator, VAUX

regulator, I/O and LIN pins. VSUP1 and VSUP2

supplies are internally connected on part

number MC33903BDEK and MC33903BSEK

N/A

LIN-T2

I/O-3

Output

Input/

Output

LIN

Termination 2

Input/Output

33903D and 33905D - Output pin for the LIN2

master node termination resistor.

33903P, 33903S, 33903D, 33904, 33905S and

33905D - Configurable pin as an input or HS

output, for connection to external circuitry

(switched or small load). The input can be used

as a programmable Wake-up input in (LP)

mode. When used as a HS, no

overtemperature protection is implemented. A

basic short to GND protection function, based

on switch drain-source overvoltage detection, is

available.

N/A

LIN-T1

LIN-T

I/O-2

Output

Input/

Output

LIN

Termination

Input/Output

33905D - Output pin for the LIN1 master node

termination resistor.

33903P, 33903S, 33903D, 33904, 33905S and

33905D - Configurable pin as an input or HS

output, for connection to external circuitry

(switched or small load). The input can be used

as a programmable Wake-up input in (LP)

mode. When used as a HS, no

overtemperature protection is implemented. A

basic short to GND protection function, based

on switch drain-source overvoltage detection, is

available.

SAFE

Output

Safe Output

(Active LOW)

Output of the safe circuitry. The pin is asserted

LOW if a fault event occurs (e.g.: software

watchdog is not triggered, VDD low, issue on the

RST pin, etc.). Open drain structure.

5 V-CAN

Output

5V-CAN

Output voltage for the embedded CAN

interface. A capacitor must be connected to this

pin.

CANH

Output

CAN High

CAN high output.

CANL

Output

CAN Low

CAN low output.

GND-CAN

Ground

GND-CAN

Power GND of the embedded CAN interface

SPLIT

Output

SPLIT Output

Output pin for connection to the middle point of

the split CAN termination

33903 Datasheet(PDF) 13 Page - NXP Semiconductors

33903 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL