Electronic Components Datasheet Search
  English  ▼

X  

LM3743 Datasheet(PDF) 14 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # LM3743
Description  N-Channel FET Synchronous Buck Controller for Low Output Voltages
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM3743 Datasheet(HTML) 14 Page - National Semiconductor (TI)

Back Button LM3743 Datasheet HTML 10Page - National Semiconductor (TI) LM3743 Datasheet HTML 11Page - National Semiconductor (TI) LM3743 Datasheet HTML 12Page - National Semiconductor (TI) LM3743 Datasheet HTML 13Page - National Semiconductor (TI) LM3743 Datasheet HTML 14Page - National Semiconductor (TI) LM3743 Datasheet HTML 15Page - National Semiconductor (TI) LM3743 Datasheet HTML 16Page - National Semiconductor (TI) LM3743 Datasheet HTML 17Page - National Semiconductor (TI) LM3743 Datasheet HTML 18Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 23 page
background image
Application Information (Continued)
The output of the low-side driver swings between V
CC and
ground, whereas the output of the high-side driver swings
between V
IN +VBOOT_DC and VIN. To keep the high-side
MOSFET fully on, the Gate pin voltage of the MOSFET must
be higher than its instantaneous Source pin voltage by an
amount equal to the ’Miller plateau’. It can be shown that this
plateau is equal to the threshold voltage of the chosen
MOSFET plus a small amount equal to I
OUT/g. Here IOUT is
the maximum load current of the application, and g is the
transconductance of this MOSFET (typically about 100 for
logic-level devices). That means we must choose V
BOOT_DC
to at least exceed the Miller plateau level. This may therefore
affect the choice of the threshold voltage of the external
MOSFETs, and that in turn may depend on the chosen V
IN
rail.
So far in the discussion above, the forward drop across the
bootstrap diode has been ignored. But since that does affect
the output of the driver, it is a good idea to include this drop
in the following examples. Looking at the Typical Application
schematic, this means that the difference voltage V
IN -VD1,
which is the voltage the bootstrap capacitor charges up to,
must always be greater than the maximum tolerance limit of
the threshold voltage of the upper MOSFET. Here V
D1 is the
forward voltage drop across the bootstrap diode D1. This
voltage drop may place restrictions on the type of MOSFET
selected.
The capacitor C10 serves to maintain enough voltage be-
tween the top MOSFET gate and source to control the
device even when the top MOSFET is on and its source has
risen up to the input voltage level. The charge pump circuitry
is fed from V
IN, which can operate over a range from 3.0V to
5.5V. Using this basic method the voltage applied to the high
side gate V
IN -VD1. This method works well when VIN is
5V±10%, because the gate drives will get at least 4.0V of
drive voltage during the worst case of V
IN-MIN = 4.5V and
V
D1-MAX = 0.5V. Logic level MOSFETs generally specify their
on-resistance at V
GS = 4.5V. When VCC = 3.3V±10%, the
gate drive at worst case could go as low as 2.5V. Logic level
MOSFETs are not guaranteed to turn on, or may have much
higher on-resistance at 2.5V. Sub-logic level MOSFETs, usu-
ally specified at V
GS = 2.5V, will work, but are more expen-
sive and tend to have higher on-resistance.
LOW-SIDE CURRENT LIMIT
The main current limit of the LM3743 is realized by sensing
the voltage drop across the low-side FET as the load current
passes through it. The R
DSON of the MOSFET is a known
value; hence the voltage across the MOSFET can be deter-
mined as:
V
DS =IOUT xRDSON
The current flowing through the low-side MOSFET while it is
on is the falling portion of the inductor current. The current
limit threshold is determined by an external resistor, R1,
connected between the switching node and the ILIM pin. A
constant current (I
ILIM) of 50 µA typical is forced through R1,
causing a fixed voltage drop. This fixed voltage is compared
against V
DS and if the latter is higher, the current limit of the
chip has been reached. To obtain a more accurate value for
R1 you must consider the operating values of R
DSON and
I
ILIM at their operating temperatures in your application and
the effect of slight parameter variations from part to part. R1
can be found by using the following equation using the
R
DSON value of the low side MOSFET at it’s expected hot
temperature and the absolute minimum value expected over
the full temperature range for the I
ILIM which is 42.5 µA:
R1=R
DSON-HOT xICLIM /IILIM
For example, a conservative 15A current limit (I
CLIM)ina
10A design with a R
DSON-HOT of 10 m
Ω would require a 3.83
k
Ω resistor. The LM3743 enters current limit mode if the
inductor current exceeds the set current limit threshold. The
inductor current is first sampled 50 ns after the low-side
MOSFET turns on. Note that in normal operation mode the
high-side MOSFET always turns on at the beginning of a
clock cycle. In current limit mode, by contrast, the high-side
MOSFET on-pulse is skipped. This causes inductor current
to fall. Unlike a normal operation switching cycle, however, in
a current limit mode switching cycle the high-side MOSFET
will turn on as soon as inductor current has fallen to the
current limit threshold.
The low-side current sensing scheme can only limit the
current during the converter off-time, when inductor current
is falling. Therefore in a typical current limit plot the valleys
are normally well defined, but the peaks are variable, ac-
cording to the duty cycle, see Figure 5. The PWM error
amplifier and comparator control the pulse of the high-side
MOSFET, even during current limit mode, meaning that peak
inductor current can exceed the current limit threshold. For
example, during an output short-circuit to ground, and as-
suming that the output inductor does not saturate, the maxi-
mum peak inductor current during current limit mode can be
calculated with the following equation:
Where T
SW is the inverse of switching frequency fSW. The
200 ns term represents the minimum off-time of the duty
cycle, which ensures enough time for correct operation of
the current sensing circuitry.
In order to minimize the temperature effects of the peak
inductor currents, the IC enters hiccup mode after 15 over
current events, or a long current limit event that lasts 15
switching cycles (the counter is reset when 32 non-current
20177444
FIGURE 5. Current Limit Threshold
www.national.com
14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com