Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 365 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 365 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 361Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 362Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 363Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 364Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 365Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 366Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 367Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 368Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 369Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 365 / 441 page
background image
MOTOROLA
MC68340 USER’S MANUAL
8- 21
IE2–IE0—Interrupt Enable
These bits determine which sources of interrupts, TO, TG, and TC, are enabled to
generate an interrupt request to the CPU32. Table 8-3 lists which interrupts are enabled
for all bit combinations.
Table 8-3. IEx Encoding
IE2
IE1
IE0
Enabled Interrupts
0
0
0
Polling Mode (No Interrupts Enabled)
0
0
1
TC Enabled
0
1
0
TG Enabled
0
1
1
TG and TC Enabled
1
0
0
TO Enabled
1
0
1
TO and TC Enabled
1
1
0
TO and TG Enabled
1
1
1
TO, TG, and TC Enabled
TGE—Timing Gate Enable
1 = The
TGATE
≈ signal is enabled to control the enabling and disabling of the
prescaler and counter, except in the input capture/output compare mode (see
8.3.1 Input Capture/Output Compare).
0 = The
TGATE
≈ signal has no effect on the timer operation.
PCLK—Prescaler Clock Select
This bit selects which clock is used for the counter clock.
1 = The counter is decremented by the prescaler output tap as selected by the POT
field in the CR.
0 = The counter is decremented by the selected clock.
The prescaler continues to decrement regardless of how PCLK is set.
CPE—Counter Prescaler Enable
1 = The selected clock is enabled. If the TGE bit is set, then
TGATE
≈ must also be
asserted (except in the input capture/output compare mode).
0 = The selected clock is held high, halting the prescaler and counter.
CLK—Clock
1 = The selected clock is taken from the TINx input.
0 = The selected clock is one-half the system clock's frequency.
The TOUTx of one timer can be fed externally into the TINx input of the other timer,
resulting in a 32-bit counter if the prescalers are not used and a 48-bit counter if they
are used.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com