Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 374 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 374 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 370Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 371Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 372Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 373Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 374Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 375Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 376Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 377Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 378Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 374 / 441 page
background image
8- 30
MC68340 USER’S MANUAL
MOTOROLA
* Timer1 register offsets from timer1 base address
IR1
EQU $604
interrupt register timer1
CR1
EQU $606
control register timer1
SR1
EQU $608
status register timer1
CNTR1
EQU $60A
counter register timer1
COM1
EQU $610
compare register timer1
***************************************************************************
***************************************************************************
* Initialize Timer1
***************************************************************************
LEA
MODBASE+TIMER1,A0
Pointer to timer1 module
* Disable timer1
CLR.W
CR1(A0)
* Allow TGATE to negate and assert so that an accurate count will result.
* If SR1 TGL bit=1, continue looping. TGATE is negated.
LOOP1
BTST.B
#$3,SR1(A0)
BNE.B
LOOP1
* If TGL bit=0, continue looping. TGATE is asserted.
LOOP2
BTST.B
#$3,SR1(A0)
BEQ.B
LOOP2
* Ready to initialize timer1, TGATE is negated.
* Module configuration register:
* Timer1 module is set for normal operation, ignore FREEZE.
* Supervisor/user timer1 registers unrestricted.
* Interrupt arbitration at priority $03.
MOVE.W
#$0003,MCR1(A0)
* Initialize timer1 interrupt level to 2 and vector to $0F
MOVE.W
#$020F,IR1(A0)
* Initialize the compare register to 0
CLR.W
COM1(A0)
* Clear the SR1 TG bit (by writing a 1) to use as a flag
MOVE.B
#$20,SR1(A0)
* Control register 1:
* Enable timer1, no interrupts are enabled, TGATE signal used to control
* the counter. Use the selected clock for the counter clock, and enable it.
* Selected clock is 1/2 system's freq. Pulse-width measurement,
* disable TOUT.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com