Electronic Components Datasheet Search
  English  ▼

X  

AD7765 Datasheet(PDF) 16 Page - Analog Devices

Part # AD7765
Description  24-Bit, 156 kSPS,112dB ADC, With On-Chip Buffers, Serial Interface
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7765 Datasheet(HTML) 16 Page - Analog Devices

Back Button AD7765 Datasheet HTML 12Page - Analog Devices AD7765 Datasheet HTML 13Page - Analog Devices AD7765 Datasheet HTML 14Page - Analog Devices AD7765 Datasheet HTML 15Page - Analog Devices AD7765 Datasheet HTML 16Page - Analog Devices AD7765 Datasheet HTML 17Page - Analog Devices AD7765 Datasheet HTML 18Page - Analog Devices AD7765 Datasheet HTML 19Page - Analog Devices AD7765 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 21 page
background image
AD7765
Preliminary Technical Data
Rev. PrC | Page 16 of 21
CLOCKING THE AD7765
The AD7765 requires an external low jitter clock source. This
signal is applied to the MCLK pin. An internal clock signal
(ICLK) is derived from the MCLK input signal. This ICLK
controls all the internal operation of the AD7765. The
maximum ICLK frequency is
20MHz. The ICLK is generated
as follows:
ICLK = MCLK/2
If the user wishes to get output data rates equal to those used in
audio systems, a
12.288 MHz ICLK frequency can be used. As
shown in Table 5, output data rates of 96kHz and 48kHz are
achievable with this ICLK frequency.
The MCLK jitter requirements depend on a number of factors
and are given by the following equation:
20
)
(
)
(
10
2
dB
SNR
IN
RMS
j
f
OSR
t
×
×
×
=
π
Where:
OSR = Over-sampling ratio =
ODR
f
ICLK
fIN
= Maximum Input Frequency
SNR(dB) = Target SNR.
EXAMPLE 1
This example can be taken from Table 5, where:
ODR = 156.25 kHz
fICLK = 20MHz
fIN (max) = 78.125 kHz
SNR = 109dB
ps
t
RMS
j
77
.
81
10
10
125
.
78
2
128
45
.
5
3
)
(
=
×
×
×
×
=
π
This is the maximum allowable clock jitter for a full-scale
78.125kHz input tone with the given ICLK and Output Data
Rate.
EXAMPLE 2
Taking a second example from Table 5, where:
ODR = 48kHz
fICLK
= 12.288MHz
fIN
(max) = 19.2kHz
SNR = 112dB
ps
t
RMS
j
333
10
10
2
.
19
2
256
75
.
5
3
)
(
=
×
×
×
×
=
π
The input amplitude also has an effect on these jitter figures. If,
for example, the input level was 3dB down from full-scale , the
allowable jitter would be increased by a factor of √2 increasing
the figure calculated in the first example from 81.77ps to
115.64ps RMS. This is because the maximum slew rate is
reduced by a reduction in amplitude. Figure 18 and Figure 19
illustrate this point showing the maximum slew rate of a sine
wave of the same frequency but with different amplitudes.
Figure 18. Maximum Slew Rate of Sine Wave with Amplitude of 2V Pk-Pk
Figure 19. Maximum Slew Rate of Same Frequency Sine Wave with
Amplitude of 1V Pk-Pk



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com