Electronic Components Datasheet Search
  English  ▼

X  

AD7765 Datasheet(PDF) 18 Page - Analog Devices

Part # AD7765
Description  24-Bit, 156 kSPS,112dB ADC, With On-Chip Buffers, Serial Interface
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7765 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD7765 Datasheet HTML 13Page - Analog Devices AD7765 Datasheet HTML 14Page - Analog Devices AD7765 Datasheet HTML 15Page - Analog Devices AD7765 Datasheet HTML 16Page - Analog Devices AD7765 Datasheet HTML 17Page - Analog Devices AD7765 Datasheet HTML 18Page - Analog Devices AD7765 Datasheet HTML 19Page - Analog Devices AD7765 Datasheet HTML 20Page - Analog Devices AD7765 Datasheet HTML 21Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 18 / 21 page
background image
AD7765
Preliminary Technical Data
Rev. PrC | Page 18 of 21
The sampling switches SS1 and SS3 are driven by ICLK,
whereas, the sampling switches SS2 and SS4 are driven by ICLK.
When ICLK is high, the analog input voltage is connected to
CS1. on the falling edge of ICLK , the SS1 and SS3 switches
open and the analog input is sampled on CS1. Similarly, when
ICLK is low, the analog input voltage is connected to CS2. On
the rising edge of ICLK, the SS2 and SS4 switches open, and the
analog input is sampled on CS2.
Capacitors CPA, CPB1 and CPB2 represent parasitic
capacitances which include the junction capacitances associated
with the MOS switches.
Table 8 Equivalent Component Values
CS1
CS2
CPA
CPB1/2
13pF
13pF
13pF
5pF
USING THE AD7765
The following is the recommended sequence for powering up
and using the AD7765.
1.
Apply Power
2.
Start clock oscillator, applying MCLK
3.
Take RESET low for a minimum of 1 MCLK cycle
4.
Wait a minimum of 2 MCLK cycles after RESET has
been released.
5.
In circumstances where multiple parts are being
synchronized, a SYNC pulse must be applied to the
parts, otherwise no SYNC pulse is required.
Conditions for applying the SYNC pulse:
(a) The issue of a SYNC pulse to the part must
not coincide with a write to the part.
(b) Ensure that the SYNC pulse is taken low for
a minimum of 2.5 ICLK cycles.
Data can now be read from the part using the default gain
and over range threshold values. The conversion data read
will not be valid however until the settling time of the filter
has passed. When this has occurred, the DVALID status bit
read will be set indicating that the data is indeed valid.
Values for gain and over range threshold registers can be
written or read at this stage.
BIAS RESISTOR SELECTION
The AD7765 requires a resistor to be connected between the
RBIAS pin and AGND. The value for this resistor is dependant on
the reference voltage being applied to the device. The resistor
value should be selected to give a current of 25µA through the
resistor to ground. For a 4.096V reference voltage, the correct
resistor value is 160kΩ.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com