P87LPC778FDH datasheet(67/79 Pages) PHILIPS

67 / 79 page

Philips Semiconductors

P87LPC778

CMOS single-chip 8-bit microcontroller

Product data

Rev. 01 — 31 March 2004

67 of 79

9397 750 12378

A special user data area is also available for access via the MOVC instruction at

addresses FCE0h through FCFFh. This ‘customer code’ space is programmed in the

same manner as the main code EPROM and may be used to store a serial number,

manufacturing date, or other application information.

8.18.1

System conﬁguration bytes

A number of user conﬁgurable features of the P87LPC778 must be deﬁned at power

up and therefore cannot be set by the program after start of execution. Those

features are conﬁgured through the use of two EPROM bytes that are programmed in

the same manner as the EPROM program space. The contents of the two

conﬁguration bytes, UCFG1 and UCFG2, are shown in Tables 60, 61, 63 and 64. The

values of these bytes may be read by the program through the use of the MOVX

instruction at the addresses shown in the tables.

Table 60:

UCFG1 - EPROM system conﬁguration byte 1 register (address FD00H) bit

allocation

Unprogrammed value: FFH

Bit

Symbol

WDTE

RPD

PRHI

BOV

CLKR

FOSC2

FOSC1

FOSC0

Table 61:

UCFG1 - EPROM system conﬁguration byte 1 register (address FD00H) bit

description

Bit

Symbol

Description

WDTE

Watchdog timer enable. When programmed (0), disables the

Watchdog timer. The timer may still be used to generate an

interrupt.

RPD

Reset pin disable. When programmed (0), disables the reset

function of pin P1.5, allowing it to be used as an input only port

pin.

PRHI

Port reset high. When ‘1’, ports reset to a high state. When ‘0’,

ports reset to a low state.

BOV

Brownout voltage select. When ‘1’, the brownout detect voltage is

2.5 V. When ‘0’, the brownout detect voltage is 3.8 V. This is

described in Section 8.11 “Power monitoring functions” on page

42.

CLKR

Clock rate select. When ‘0’, the CPU clock rate is divided by 2.

This results in machine cycles taking 12 CPU clocks to complete

as in the standard 80C51. For full backward compatibility, this

division applies to peripheral timing as well.

2 to 0

FOSC[2:0]

CPU oscillator type select. See Section 8.10 “Oscillator” on page

39 for additional information. Combinations other than those

shown below should not be used. They are reserved for future

use.

Table 62:

FOSC2-FOSC0 oscillator conﬁguration

FOSC[2:0]

Oscillator conﬁguration

1 1 1

External clock input on X1 (default setting for an unprogrammed

part).

0 1 1

Internal RC oscillator, 6 MHz.

P87LPC778FDH Datasheet(PDF) 67 Page - NXP Semiconductors

P87LPC778FDH Datasheet(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL