| Electronic Components Datasheet Search |
|
AD8382 Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8382 Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 24 page ![]() AD8382 Ch 0 Ch 2 Ch 4 Ch 6 Ch 8 Ch 10 CH 1 CH 3 CH 5 CH 7 CH 9 CH 11 12 – CHANNEL LCD AD8382 DB(0:11) CLK XFR STSQ INV VID0 VID1 VID2 VID3 VID4 VID5 E/O R/L VREFHI VREFLO V2 V1 AD8382 DB(0:11) CLK XFR STSQ INV VID0 VID1 VID2 VID3 VID4 VID5 E/O R/L VREFHI VREFLO V2 V1 REFERENCES VREFHI VREFLO V2 V1 DB1(0:11) CLK XFR STSQ1 STSQ2 INV1 INV2 E/O1 E/O2 R/L INV1 INV2 IMAGE PROCESSOR Pixel CLK CLK CLK CLK CLK STSQ1 STSQ2 ÷6 COUNTER ÷6 COUNTER HSTART ÷2 H. REVERSE HSYNC VSYNC Figure 40. Single Data Bus 12-Channel Even/Odd System Block Diagram Ch 0 Ch 2 Ch 4 Ch 6 Ch 8 Ch 10 CH 1 CH 3 CH 5 CH 7 CH 9 CH 11 12 – CHANNEL LCD AD8382 DB(0:11) CLK XFR STSQ INV VID0 VID1 VID2 VID3 VID4 VID5 E/O R/L VREFHI VREFLO V2 V1 AD8382 DB(0:11) CLK XFR STSQ INV VID0 VID1 VID2 VID3 VID4 VID5 E/O R/L VREFHI VREFLO V2 V1 REFERENCES VREFHI VREFLO V2 V1 DB1(0:11) CLK XFR STSQ INV1 INV2 E/O R/L DB2(0:11) INV1 INV2 D(0:9) Odd D(0:9) Even IMAGE PROCESSOR D(0:9) Even D(0:9) Odd Pixel CLK ÷6 COUNTER CLK HSTART ÷2 “1” H. REVERSE HSYNC VSYNC Figure 41. Dual Data Bus 12-Channel Even/Odd System Block Diagram Rev. 0 | Page 16 of 24 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |