Electronic Components Datasheet Search
  English  ▼

X  

MAX5322 Datasheet(PDF) 6 Page - Maxim Integrated Products

Part # MAX5322
Description  짹10V, Dual, 12-Bit, Serial, Voltage-Output DAC
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5322 Datasheet(HTML) 6 Page - Maxim Integrated Products

Back Button MAX5322 Datasheet HTML 2Page - Maxim Integrated Products MAX5322 Datasheet HTML 3Page - Maxim Integrated Products MAX5322 Datasheet HTML 4Page - Maxim Integrated Products MAX5322 Datasheet HTML 5Page - Maxim Integrated Products MAX5322 Datasheet HTML 6Page - Maxim Integrated Products MAX5322 Datasheet HTML 7Page - Maxim Integrated Products MAX5322 Datasheet HTML 8Page - Maxim Integrated Products MAX5322 Datasheet HTML 9Page - Maxim Integrated Products MAX5322 Datasheet HTML 10Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
±10V, Dual, 12-Bit, Serial, Voltage-Output DAC
6
_______________________________________________________________________________________
TIMING CHARACTERISTICS
(VDD = +15V, VSS = -15V or 0V, VCC = +2.7V to +5.5V, AGND = DGND = SGND_ = 0, VREF_ = 5V, RLOAD = 2k
Ω, ,CLOAD = 250pF,
TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25
°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCLK Frequency
10
MHz
SCLK Clock Period
tCP
100
ns
SCLK Pulse-Width High
tCH
For nondaisy-chain use
45
ns
For nondaisy-chain use
45
SCLK Pulse-Width Low
tCL
For daisy-chain use
98
ns
CS Fall to SCLK Rise Setup Time
tCSS
40
ns
+2.7V
≤ VCC ≤ +3.6V
15
SCLK Rise to
CS Rise Hold Time
tCSH
+4.5V
≤ VCC ≤ +5.5V
10
ns
DIN Setup Time
tDS
20
ns
DIN Hold Time
tDH
10
ns
LDAC Pulse Width
tLD
50
ns
+2.7V
≤ VCC ≤ +3.6V
100
CS Rise to LDAC Low Setup Time
tLDS
+4.5V
≤ VCC ≤ +5.5V
50
ns
CLOAD = 20pF, +2.7V
≤ VCC ≤ +3.6V
100
SCLK Fall to DOUT Valid
Propagation Delay
tDO1
CLOAD = 20pF, +4.5V
≤ VCC ≤ +5.5V
80
ns
SCLK Rise to
CS Fall Delay
tCS0
10
ns
CS Low to DOUT Valid Time
tCSE
CLOAD = 20pF
120
ns
CS High to DOUT Disabled Time
tCSD
120
ns
CS Rise to SCLK Rise Hold Time
tCS1
50
ns
+2.7V
≤ VCC ≤ +3.6V
200
CS Pulse-Width High
tCSW
+4.5V
≤ VCC ≤ +5.5V
100
ns
CLR Pulse-Width Low
tCLR
50
ns
Note 1: Output unloaded, digital inputs = VCC or DGND.
Note 2:
∆VDD = 15.5V to 14.5V, ∆VSS = -15.5V to -14.5V, input code = 14hex to FFFhex
Note 3: Accuracy is guaranteed from code 14hex to FFFhex



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com