CDB42406 datasheet(8/32 Pages) CIRRUS

8 / 32 page

CDB42406

1.7.2

Digital Loopback (Setup 3 - Setup 6)

There are 4 different setup options for routing MCLK, LRCK and SCLK for digital loop-

back. These setup configurations allow analog input/output analysis without the need for

a digital signal analyzer/source. These options also allow the user to choose between 2

different MCLK and 2 different subclock sources for the ADC/DAC.

1.7.2a

Setup 3

Using the on-board crystal oscillator, AUDIO MCLK, the CS42406 ADC masters the sub-

clocks and data for the DAC. For implementation of this setup option, set DIP switch S4

(SW[3:0]) to ‘0011’b.

AU DIO

MCLK

D AC_LRCK/

DAC_SCLK

ADC _LRC K/

ADC _S CLK

DAC_SDINx

ADC_SD O UT

CS42406

D SP I/O

HDR

DSP _MC LK

DS P_ADC_LRCK /

DS P_ADC_SC LK

DSP _SDO UT

DS P_DAC_LRCK /

DS P_DAC_SC LK

DSP_SD INx

C S8406

CS8416

RM CK

OM CK

OLR CK/

OS CLK

SDO UT

OMC K

ILRC K/

ISC LK

SDIN

Figure 4. Digital Loopback - Setup 3

CDB42406 Datasheet(PDF) 8 Page - Cirrus Logic

CDB42406 Datasheet(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL