CS5535 datasheet(452/555 Pages) NSC

452 / 555 page

www.national.com

452

Revision 0.8

GPIO Subsystem Register Descriptions (Continued)

5.16.2.20 GPIO Lock Enable (GPIO[x]_LOCK_EN

These registers lock the values of feature bit registers except the GPIO[x]_READ_BACK, GPIO[x]_IN_POSEDGE_STS,

and GPIO[x]_IN_NEGEDGE_STS registers. When set, the indicated feature bits may not be changed. The

GPIO[x]_LOCK_EN registers are not based on the atomic programming model (i.e., only one bit for control as opposed to

two bits).

GPIO Low Bank Lock Enable (GPIOL_LOCK_EN)

GPIO I/O Offset

3Ch

Type

R/W

Reset Value

00000000h

GPIOL_LOCK_EN Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

9876543210

RSVD

GPIOL_LOCK_ENABLE Bit Descriptions

Bit

Name

Description

31:15

RSVD

Reserved. Write to 0.

LKNE

Lock GPIOL_IN_NEGEDGE_EN. When set, writing to the GPIO Low Bank Input Neg-

ative Edge Enable register (GPIO I/O Offset 44h) is prevented.

LKPE

Lock GPIOL_IN_POSEDGE_EN. When set, writing to the GPIO Low Bank Input Posi-

tive Edge Enable register (GPIO I/O Offset 40h) is prevented.

LKIP

Lock GPIOL_EVENTS_EN. When set, writing to the GPIO Low Bank Events Enable

(interrupts &PMEs) register (GPIO I/O Offset 38h) is prevented.

LKIA

Lock GPIOL_IN_AUX1_SEL. When set, writing to the GPIO Low Bank Input Auxiliary

1 Select register (GPIO I/O Offset 34h) is prevented.

LKEE

Lock GPIOL_IN_EVNTCNT_EN. When set, writing to the GPIO Low Bank Input Event

Count Enable register (GPIO I/O Offset 2Ch) is prevented.

LKFE

Lock GPIOL_IN_FLTR_EN. When set, writing to the GPIO Low Bank Input Filter

Enable register (GPIO I/O Offset 28h) is prevented.

9LKII

Lock GPIOL_IN_INVRT_EN. When set, writing to the GPIO Low Bank Input Invert

Enable register (GPIO I/O Offset 24h) is prevented.

8LKIE

Lock GPIOL_IN_EN. When set, writing to the GPIO Low Bank Input Enable register

(GPIO I/O Offset 20h) is prevented.

LKPD

Lock GPIOL_PU_EN. When set, writing to the GPIO Low Bank Pull-Down Enable reg-

ister (GPIO I/O Offset 1Ch) is prevented.

LKPU

Lock GPIOL_PU_EN. When set, writing to the GPIO Low Bank Pull-Up Enable register

(GPIO I/O Offset 18h) is prevented.

LKA2

Lock GPIOL_OUT_AUX2_SEL. When set, writing to the GPIO Low Bank Output Auxil-

iary 2 Select register (GPIO I/O Offset 14h) is prevented.

LKA1

Lock GPIOL_OUT_AUX1_SEL. When set, writing to the GPIO Low Bank Output Auxil-

iary 1 Select register (GPIO I/O Offset 10h) is prevented.

3LKOI

Lock GPIOL_OUT_INVRT_EN. When set, writing to the GPIO Low Bank Output Invert

Enable register (GPIO I/O Offset 0Ch) is prevented.

2LKOD

Lock GPIOL_OUT_OD_EN. When set, writing to the GPIO Low Bank Output Open-

Drain Enable register (GPIO I/O Offset 08h) is prevented.

1LKOE

Lock GPIOL_OUT_EN. When set, writing to the GPIO Low Bank Enable register

(GPIO I/O Offset 04h) is prevented.

0LKOV

Lock GPIOL_OUT_VAL. When set, writing to the GPIO Low Bank Output Value regis-

ter (GPIO I/O Offset 00h) is prevented.

CS5535 Datasheet(PDF) 452 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 452 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL