CS5535 datasheet(456/555 Pages) NSC

456 / 555 page

www.national.com

456

Revision 0.8

GPIO Subsystem Register Descriptions (Continued)

5.16.3.3

GPIO Event Counter (GPIO_EVNTCNT[x])

Writing to these 16-bit registers programs the counter value. Reads provide current counter value.

GPIO Event Counter 0 (GPIO_EVNTCNT0)

GPIO Event Counter 1 (GPIO_EVNTCNT1)

GPIO Event Counter 2 (GPIO_EVNTCNT2)

GPIO Event Counter 3 (GPIO_EVNTCNT3)

GPIO Event Counter 4 (GPIO_EVNTCNT4)

GPIO Event Counter 5 (GPIO_EVNTCNT5)

GPIO Event Counter 6 (GPIO_EVNTCNT6)

GPIO Event Counter 7 (GPIO_EVNTCNT7)

GPIO I/O Offset

54h

Type

R/W

Reset Value

0000h

GPIO I/O Offset

5Ch

Type

R/W

Reset Value

0000h

GPIO I/O Offset

64h

Type

R/W

Reset Value

0000h

GPIO I/O Offset

6Ch

Type

R/W

Reset Value

0000h

GPIO I/O Offset

74h

Type

R/W

Reset Value

0000h

GPIO I/O Offset

7Ch

Type

R/W

Reset Value

0000h

GPIO I/O Offset

D4h

Type

R/W

Reset Value

0000h

GPIO I/O Offset

DCh

Type

R/W

Reset Value

0000h

GPIO_EVNTCNT[x] Register Map

987

6543

210

EVENT_COUNT

GPIO_EVNTCNT_[x] Bit Descriptions

Bit

Name

Description

15:0

EVENT_COUNT

Event Counter Status. Direct access to the counter’s state is provided via this register

and may be read at any time to determine the current value of the counter. This register

may also be written to at any time, thereby jamming the counter state forward or back-

ward from the current count. Hardware provisions exist to ensure accurate readings

even if a counter edge is in process.

CS5535 Datasheet(PDF) 456 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 456 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL