29 / 78 page

NT5DS64M4AT NT5DS64M4AW
NT5DS32M8AT NT5DS32M8AW
256Mb Double Data Rate SDRAM
REV 1.1
12/2001
29
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Read to Precharge: CAS Latencies (Burst Length = 4 or 8)
CAS Latency = 2
NOP
PRE
NOP
NOP
ACT
Read
CK
CK
Command
Address
DQS
DQ
DOa-n
DO a-n = data out from bank a, column n.
Cases shown are either uninterrupted bursts of 4 or interrupted bursts of 8.
3 subsequent elements of data out appear in the programmed order following DO a-n.
Shown with nominal tAC, tDQSCK, and tDQSQ.
Don’t Care
BA a, COL n
BA a or all
BA a, ROW
CL=2.5
CAS Latency = 2.5
NOP
PRE
NOP
NOP
ACT
Read
CK
CK
Command
Address
DQS
DQ
DOa-n
tRP
BA a, COL n
BA a or all
BA a, ROW
CL=2
tRP