41 / 78 page
NT5DS64M4AT NT5DS64M4AW
NT5DS32M8AT NT5DS32M8AW
256Mb Double Data Rate SDRAM
REV 1.1
12/2001
41
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Write to Precharge: Interrupting (Burst Length = 4 or 8)
DI a-b = data in for bank a, column b.
An interrupted burst is shown, 2 data elements are written.
1 subsequent element of data in is applied in the programmed order following DI a-b.
tWR is referenced from the first positive CK edge after the last desired data in pair.
The Precharge command masks the last 2 data elements in the burst, for burst length = 8.
A10 is Low with the Write command (Auto Precharge is disabled).
1 = Can be don't care for programmed burst length of 4.
2 = For programmed burst length of 4, DQS becomes don't care at this point.
Don’t Care
T1
T2
T3
T4
T5
T6
NOP
NOP
NOP
PRE
Write
NOP
CK
CK
Command
Address
Maximum DQSS
DI a-b
1
1
2
DQS
DQ
DM
tDQSS (max)
tRP
T1
T2
T3
T4
T5
T6
NOP
NOP
NOP
PRE
Write
NOP
CK
CK
Command
Address
BA a, COL b
BA (a or all)
Minimum DQSS
tWR
tRP
DI a-b
1
1
DQS
DQ
DM
tDQSS (min)
2
BA a, COL b
BA (a or all)
tWR
3 = These bits are incorrectly written into the memory array if DM is low.
3
3
3
3
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
