Electronic Components Datasheet Search
  English  ▼

X  

UPD17708 Datasheet(PDF) 298 Page - Renesas Technology Corp

Part # UPD17708
Description  MOS INTEGRATED CIRCUIT
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17708 Datasheet(HTML) 298 Page - Renesas Technology Corp

Back Button UPD17708 Datasheet HTML 294Page - Renesas Technology Corp UPD17708 Datasheet HTML 295Page - Renesas Technology Corp UPD17708 Datasheet HTML 296Page - Renesas Technology Corp UPD17708 Datasheet HTML 297Page - Renesas Technology Corp UPD17708 Datasheet HTML 298Page - Renesas Technology Corp UPD17708 Datasheet HTML 299Page - Renesas Technology Corp UPD17708 Datasheet HTML 300Page - Renesas Technology Corp UPD17708 Datasheet HTML 301Page - Renesas Technology Corp UPD17708 Datasheet HTML 302Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 298 / 358 page
background image
296
µPD17704, 17705, 17707, 17708, 17709
Example Releasing halt status by timer 0 and INT0 pin interrupts
In this example, the halt status is released and processing B is executed when timer 0 interrupt is
accepted. And processing A is executed when INT0 pin interrupt is accepted.
Each time the halt status has been released, processing C is executed.
HLTINT
DAT
1000B
; Symbol definition
START:
; Address 0000H
BR
MAIN
;*** Interrupt vector address ***
NOP
; SI01
NOP
; SI00
NOP
; TIMER3
NOP
; TIMER2
NOP
; TIMER1
BR
INTTM0
; Branches to timer 0 interrupt processing
NOP
; INT4
NOP
; INT3
NOP
; INT2
NOP
; INT1
BR
INT0
; Branches to INT0 interrupt processing
NOP
; CE DOWN EDGE
INT0:
; INT0 pin interrupt vector address (000BH)
Processing A
; INT0 pin interrupt processing
EI
RETI
INTMM0:
Processing B
; Timer 0 interrupt processing
EI
RETI
MAIN:
INITFLG
NOT TMOCK1, TM0CK0
; Sets timer 0 count clock to 100
µs
MOV
DBF1, #0
MOV
DBF0, #0AH
PUT
TM0M,DBF
; Sets time interval of timer 0 interrupt to 1 ms
SET2
TM0RES, TM0EN
; Resets and starts timer 0
SET2
IPTM0, IP0
; Enables INT0 and timer 0 interrupts
LOOP:
Processing C
; Main routine processing
EI
; Enables all interrupts
HALT
HLTINT
; Specifies releasing halt status by interrupt
;<1>
BR
LOOP
If the INT0 pin interrupt request and timer 0 interrupt request are issued simultaneously in the halt status,
processing A for the INT0 pin, which has the higher hardware priority, is executed.
After execution of processing A and when “RETI” is executed, the program branches to the “BR LOOP”
instruction of <1>. However, the “BR LOOP” instruction is not executed, and timer 0 interrupt is immediately
accepted.
When the “RETI” instruction is executed after processing B of timer 0 interrupt has been executed, the
“BR LOOP” instruction is executed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com