| Electronic Components Datasheet Search |
|
UPD17708 Datasheet(PDF) 17 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17708 Datasheet(HTML) 17 Page - Renesas Technology Corp |
|
17 / 358 page ![]() 15 µPD17704, 17705, 17707, 17708, 17709 Pin No. Symbol Function Output Form 74 REG CPU regulator. – Connect this pin to GND via 0.1- µF capacitor. 76 XOUT Ground pins of crystal resonator. – 77 XIN 78 CE Device operation-selection, CE reset, and interrupt signal input pin. – • Device operation-select When CE is high, PLL frequency synthesizer can operate. When CE is low, PLL frequency synthesizer is automatically disabled internally. • CE reset When CE goes high, device is reset at rising edge of internal basic timer setting pulse. This pin also has reset timing delay function. • Interrupt Vectored interrupt occurs at falling edge of this pin. 80 RESET Reset input – |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |