UPD17708 datasheet(63/358 Pages) RENESAS

63 / 358 page

µPD17704, 17705, 17707, 17708, 17709

Table 7-2. Modification of Data Memory Address and Indirect Transfer Address by Index

BANK

: bank register

: index register

IXE

: index enable flag

IXH

: bits 10 through 8 of index register

IXM

: bits 7 through 4 of index register

IXL

: bits 3 through 0 of index register

: data memory address indicated by mR, mC

: data memory row address (high-order)

: data memory column address (low-order)

: data memory row address pointer

MPE : memory pointer enable flag

: general register column address

: general register pointer

(X)

: contents addressed by X

X: direct address such as “m” and “r”

b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0

General Register Address Specified by “r”

Data Memory Address Specified by “m”

Indirect Transfer Address Specified by “@r”

Bank

Row

address

Column

address

Bank

Row

address

Column

address

Bank

Row

address

Column

address

BANK

(r)

ditto

(r)

ditto

BANK

(r)

ditto

MPE

IXE

IXH, IXM

Logical

UPD17708 Datasheet(PDF) 63 Page - Renesas Technology Corp

UPD17708 Datasheet(HTML) 63 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL