Electronic Components Datasheet Search
  English  ▼

X  

UPD17708 Datasheet(PDF) 209 Page - Renesas Technology Corp

Part # UPD17708
Description  MOS INTEGRATED CIRCUIT
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17708 Datasheet(HTML) 209 Page - Renesas Technology Corp

Back Button UPD17708 Datasheet HTML 205Page - Renesas Technology Corp UPD17708 Datasheet HTML 206Page - Renesas Technology Corp UPD17708 Datasheet HTML 207Page - Renesas Technology Corp UPD17708 Datasheet HTML 208Page - Renesas Technology Corp UPD17708 Datasheet HTML 209Page - Renesas Technology Corp UPD17708 Datasheet HTML 210Page - Renesas Technology Corp UPD17708 Datasheet HTML 211Page - Renesas Technology Corp UPD17708 Datasheet HTML 212Page - Renesas Technology Corp UPD17708 Datasheet HTML 213Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 358 page
background image
207
µPD17704, 17705, 17707, 17708, 17709
15.4 Duty Setting Block
15.4.1 PWM duty with 8-bit counter selected
The duty setting block compares the value set to each PWM data register (PWMR2 to PWMR0) with the value of
the basic clock counted by each 8-bit counter. If the value of the PWM data register is greater, the block outputs a
high level. If the value of the PWM data register is less, it outputs a low level.
Where the value set to the PWM data register is “x”, therefore, the duty factor can be calculated by the following
expression.
Duty: D =
x + 0.25
× 100%
256
Remark
0.25 is an offset, and a high level is output even where x = 0.
Data is set to each PWM data register for each pin via data buffer (DBF). However, the same basic clock, PWM
counter, and output frequency must be selected for each pin. This means that each pin cannot output a duty factor
of a different cycle independently of the others.
Because the basic clock frequency is 1.125 or 0.1125 MHz, the frequency and cycle of the output signal can be
calculated as follows.
(1) Where output frequency is 4.4 kHz and basic clock frequency is 1.125 MHz
Frequency: f =
1.125 MHz
= 4.3945 kHz
256
Cycle:
T =
256
= 227.56
µs
1.125 MHz
(2) Where output frequency is 440 Hz and basic clock frequency is 0.1125 MHz
Frequency: f =
0.1125 MHz
= 439.45 Hz
256
Cycle:
T =
256
= 2.2756 ms
0.1125 MHz
Because the duty setting register of the PWM data registers and timer 3 modulo register are the same register,
they cannot be used at the same time.
When timer 3 is used, PWM data registers 1 and 0 can be used as 8-bit data latches.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com