Electronic Components Datasheet Search
  English  ▼

X  

STE10A Datasheet(PDF) 37 Page - STMicroelectronics

Part # STE10A
Description  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE10A Datasheet(HTML) 37 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 33Page - STMicroelectronics STE10A Datasheet HTML 34Page - STMicroelectronics STE10A Datasheet HTML 35Page - STMicroelectronics STE10A Datasheet HTML 36Page - STMicroelectronics STE10A Datasheet HTML 37Page - STMicroelectronics STE10A Datasheet HTML 38Page - STMicroelectronics STE10A Datasheet HTML 39Page - STMicroelectronics STE10A Datasheet HTML 40Page - STMicroelectronics STE10A Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 82 page
background image
STE10/100A
Registers and descriptors description
37/82
7~0
CAPID
Capability identifier. This value is always 01h,
indicating the link list item as being the PCI power
management registers.
01h
RO
CR49 (offset = c4h), PMR1, Power management register 1
31~16
---
Reserved
15
PMEST
PME_Status. This bit is set whenever the
STE10/100A detects a wake-up event, regardless of
the state of the PME-En bit.
Writing a “1” to this bit will clear it, causing the
STE10/100A to deassert PME# (if so enabled).
Writing a “0” has no effect.
If PSD3c (bit 31 of PMR0) is cleared (i.e. it does not
support PME# generation from D3cold), this bit is by
default 0; otherwise, PMEST is cleared upon power-
up reset only and is not modified by either hardware
or software reset.
XR/W1C(1)
14,13
DSCAL
Data_Scale. Indicates the scaling factor to be used
when interpreting the value of the data register. This
field is required for any function that implements the
data register.
The STE10/100A does not support data register and
Data_Scale.
00b
RO
12~9
DSEL
Data_Select. This four bit field is used to select
which data is to be reported through the data
register and Data_Scale field. This field is required
for any function that implements the data register.
The STE10/100A does not support Data_select.
0000b
R/W
8PME_En
PME_En. When set, enables the STE10/100A to
assert PME#. When cleared, disables the PME#
assertion.
If PSD3c (bit 31 of PMR0) is cleared (i.e. it does not
support PME# generation from D3cold), this bit is by
default 0; otherwise, PME_En is cleared upon power
up reset only and is not modified by either hardware
or software reset.
XR/W
Table 6.
Configuration registers description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com