Electronic Components Datasheet Search
  English  ▼

X  

TAS5086DBT Datasheet(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5086DBT
Description  PurePath Digital TM AUDIO SIX-CHANNEL PWM PROCESSOR
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS5086DBT Datasheet(HTML) 24 Page - Texas Instruments

Back Button TAS5086DBT Datasheet HTML 20Page - Texas Instruments TAS5086DBT Datasheet HTML 21Page - Texas Instruments TAS5086DBT Datasheet HTML 22Page - Texas Instruments TAS5086DBT Datasheet HTML 23Page - Texas Instruments TAS5086DBT Datasheet HTML 24Page - Texas Instruments TAS5086DBT Datasheet HTML 25Page - Texas Instruments TAS5086DBT Datasheet HTML 26Page - Texas Instruments TAS5086DBT Datasheet HTML 27Page - Texas Instruments TAS5086DBT Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 41 page
background image
www.ti.com
ERROR STATUS REGISTER (0x02)
SYSTEM CONTROL REGISTER 1 (0x03)
TAS5086
SLES131A – FEBRRUARY 2005 – REVISED MAY 2006
Note that the error bits are sticky bits that are not cleared by the hardware. This means that the software must
clear the register (write zeroes) and then read them to determine if there are any persistent errors.
Table 3. Error Status Register (0x02)
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
–
1
–
–
–
–
–
–
PLL auto lock error
–
–
1
–
–
–
–
–
SCLK error
–
–
–
1
–
–
–
–
LRCLK error
–
–
–
–
1
–
–
–
Frame slip
–
0
0
0
0
0
0
0
No errors
System control register 1 has several functions:
Bit D7: If 0, the dc-blocking filter for each channel is disabled.
If 1, the dc-blocking filter (–3-dB cutoff < 1 Hz) for each channel is enabled (default).
Bit D6: Not used
Bit D5: If 0, use soft unmute on recovery from clock error. This is a slow recovery.
If 1, use hard unmute on recovery from clock error (default). This is a fast recovery.
Bit D4: If 0, the downmix is output on SDOUT as I2S signal (default).
If 1, SDIN4 is output on SDOUT as I2S signal.
Bit D3: If 0, clock autodetect is enabled (default).
If 1, clock autodetect is disabled.
Bit D2: If 0, soft start is enabled (default).
If 1, soft start is disabled.
Bit D1-D2: Select de-emphasis
Table 4. System Control Register 1 (0x03)
D7
D6
D5
D4
D3
D2
D1
D0
FUNCTION
0
–
–
–
–
–
–
–
PWM high-pass (dc blocking) disabled
1
–
–
–
–
–
–
–
PWM high-pass (dc blocking) enabled
–
–
0
–
–
–
–
–
Soft unmute on recovery from clock error
–
–
1
–
–
–
–
–
Hard unmute on recovery from clock error
–
–
–
0
–
–
–
–
Output downmix on SDOUT
–
–
–
1
–
–
–
–
Output SDIN4 mix on SDOUT
–
–
–
–
0
–
–
–
Enable clock autodetect
–
–
–
–
1
–
–
–
Disable clock autodetect
–
–
–
–
–
0
–
–
Enable soft start
–
–
–
–
–
1
–
–
Disable soft start
–
–
–
–
–
–
0
0
No de-emphasis
–
–
–
–
–
–
0
1
De-emphasis for fS = 32 kHz
–
–
–
–
–
–
1
0
De-emphasis for fS = 44.1 kHz
–
–
–
–
–
–
1
1
De-emphasis for fS = 48 kHz
24
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com