 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MAX98397 Datasheet(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
MAX98397 Datasheet(HTML) 21 Page - Analog Devices |
|
|
21 / 170 page  Electrical Characteristics (continued) (VVBAT = 5.0V, VPVDD = 24V, VAVDD = 1.8V, VDVDD = 1.8V, CVBAT = 1x10µF, 1x0.1µF, CPVDD = 1x220µF, 2x10µF, 2x0.1µF, CAVDD = 1µF, CDVDD = 1µF, CVBOOTP = 0.1µF, CVBOOTN = 0.1µF, ZSPK = Open, fs = 48kHz, AC Measurement Bandwidth = 20Hz to 20kHz, SPK_GAIN_MAX = 0x12 (24dB), Data Width = 24-bit, SPK_MODE = 0x0 (DG), TA = TMIN to TMAX unless otherwise noted. Typical values are at TA = +25°C (Note 2)) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Input Voltage Low VIL 0.3 x VDVDD V Input Leakage Current TA = +25°C, input high -1 +1 µA Input Hysteresis VHYS 75 mV Maximum Input Capacitance CIN 10 pF DIGITAL I/O / OPEN-DRAIN OUTPUT — SDA, IRQ, LV_EN Output Voltage Low VOL ISINK = 3mA 0.4 V Output High Leakage Current IOH TA = +25°C -1 +1 µA DIGITAL I/O / PUSH-PULL OUTPUT — DOUT, ICC, IRQ Output Voltage High VOH IOH = 3mA VDVDD - 0.3 V Output Voltage Low VOL IOL = 3mA 0.3 V Output Current IOH Maximum-drive mode 8 mA High-drive mode 6 Normal-drive mode 4 Reduced-drive mode 2 PCM AUDIO INTERFACE TIMING LRCLK Frequency Range fLRCLK All DAI operating modes 16 192 kHz BCLK Frequency Range fBCLK I2S/left-justified modes 1.024 12.288 MHz TDM mode 1.024 24.576 BCLK Duty Cycle DC 45 55 % BCLK Period tBCLK I2S/left-justified only 80 ns TDM mode 40 Maximum BCLK Input Low Frequency Jitter Maximum allowable jitter before a -20dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter ≤ 40kHz 0.2 ns Maximum BCLK Input High Frequency Jitter Maximum allowable jitter before a -60dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter > 40kHz 1 ns PCM AUDIO INTERFACE TIMING / INTERFACE TIMING LRCLK to BCLK Active Edge Setup Time tSYNCSET 4 ns LRCLK to BCLK Active Edge Hold Time tSYNCHOLD 4 ns DIN to BCLK Active Edge Setup Time tSETUP 4 ns DIN to BCLK Active Edge Hold Time tHOLD 4 ns MAX98397 28V Digital Input, Class-DG Amplifier with IVSENSE, Ultra-Low IQ, and Brownout Prevention www.analog.com Analog Devices | 21 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
