EMC6D103S datasheet(72/84 Pages) SMSC

72 / 84 page

Fan Control Device with High Frequency PWM Support and Hardware Monitoring Features

Datasheet

Revision 0.2 (06-14-06)

SMSC EMC6D103S

DATASHEET

This register contains the following bits:

8.2.24

These registers become read only when the Lock bit is set. Any further attempts to write to these

registers shall have no effect.

This register is used to enable individual fan tach error events to set the corresponding status bits in

the interrupt status registers. This register also contains the group fan tach enable bit (Bit[0] TACH),

which is used to enable fan tach events to force the interrupt pin (INT#) low if interrupts are enabled

(see Bit[2] INTEN of the Special Function register at offset 7Ch).

See Figure 6.3 Interrupt Control on page 25.

This register contains the following bits:

Table 8.44 Configuration Register Bits

BIT

NAME

R/W DEFAULT

DESCRIPTION

T3INT

R/W

Determines functionality of the TACH3/INT# pin.

‘0’ - TACH3 input

‘1’- INT# output

P2INT

R/W

Determines the functionality of the PWM2/INT# pin.

‘0’ - PWM2 output.

‘1’ - INT# output.

Reserved

R/W

Reserved

TRDY

Temperature Reading Ready - indicates that the temperature reading

registers hold valid values.

SUREN

R/W

Spin-up reduction enable - when set, this bit enables the reduction of the

spin-up time based on feedback from all fan tachometers associated with

each PWM.

SMSC

R/W

SMSC - Writing to this bit to a value different from the default value may

cause unwanted results.

SMSC

R/W

SMSC - Writing this bit to a value different than the default value may

cause unwanted results.

INIT

R/W

Setting the INIT bit to ‘1’ performs a soft reset. This bit is self-clearing.

Soft Reset sets all the registers except the Reading Registers to their

default values.

Table 8.45 Register 80h: Interrupt Enable 2 Register

Address

Read/

Write

Bit 7

(MSb)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSb)

Default

Value

80h

R/W

Interrupt Enable 2 (Fan

Tachs)

RES

TACH4

TACH3

TACH2

TACH1

TACH

1Eh

EMC6D103S Datasheet(PDF) 72 Page - SMSC Corporation

EMC6D103S Datasheet(HTML) 72 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL