Electronic Components Datasheet Search
  English  ▼

X  

ISP1161 Datasheet(PDF) 18 Page - NXP Semiconductors

Part # ISP1161
Description  Full-speed Universal Serial Bus single-chip host and device controller
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

ISP1161 Datasheet(HTML) 18 Page - NXP Semiconductors

Back Button ISP1161 Datasheet HTML 14Page - NXP Semiconductors ISP1161 Datasheet HTML 15Page - NXP Semiconductors ISP1161 Datasheet HTML 16Page - NXP Semiconductors ISP1161 Datasheet HTML 17Page - NXP Semiconductors ISP1161 Datasheet HTML 18Page - NXP Semiconductors ISP1161 Datasheet HTML 19Page - NXP Semiconductors ISP1161 Datasheet HTML 20Page - NXP Semiconductors ISP1161 Datasheet HTML 21Page - NXP Semiconductors ISP1161 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 127 page
background image
Philips Semiconductors
ISP1161
Full-speed USB single-chip host and device controller
Product data
Rev. 01 — 3 July 2001
18 of 130
9397 750 08313
© Philips Electronics N.V. 2001. All rights reserved.
microprocessor must still issue a RD or WR signal to ISP1161’s RD or WR pin.
(DACK Only mode does not need the RD or WR signal.) ISP1161 will repeat the DMA
cycles until it receives an EOT signal to terminate the DMA transfer.
ISP1161 supports both external EOT and internal EOT signals. The external EOT
signal is received as input from ISP1161’s EOT pin: it generally comes from the
external microprocessor. The internal EOT signal is generated by ISP1161 internally.
To select either, set the DMA configuration registers. For example, for the HC, setting
bit 2 of the HcDMAConfiguration register (21H - Read, A1H - Write) to 1 will enable
the DMA counter for DMA transfer. When the DMA counter reaches the value of
HcTransferCounter register, the internal EOT signal will be generated to terminate the
DMA transfer.
ISP1161 supports either single-cycle burst mode DMA operation or multiple-cycle
burst mode DMA operation.
In both figures, the DMA transfer is configured such that DREQ is active HIGH and
DACK is active LOW.
N = 1/2 byte count of transfer data.
Fig 18. DMA transfer for single-cycle burst mode.
MGT942
DREQ
DACK
D[15:0]
EOT
data #1
data #2
data #N
RD or WR
N = 1/2 byte count of transfer data, K = number of cycles/burst.
Fig 19. DMA transfer for multi-cycle burst mode.
MGT943
data #1
data #K
data #2K
data #N
data #(K
+1)
data #(N
−K+1)
DREQ
DACK
D[15:0]
EOT
RD or WR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com