AM29LV256MH103REF datasheet(43/69 Pages) AMD

43 / 69 page

December 16, 2005

Am29LV256M

D A TA SH EE T

Table 12.

Command Definitions (x8 Mode, BYTE# = V

IL)

Legend:

X = Don’t care

RA = Read Address of the memory location to be read.

RD = Read Data read from location RA during read operation.

PA = Program Address. Addresses latch on the falling edge of the WE#

or CE# pulse, whichever happens later.

PD = Program Data for location PA. Data latches on the rising edge of

WE# or CE# pulse, whichever happens first.

SA = Sector Address of sector to be verified (in autoselect mode) or

erased. Address bits A23–A15 uniquely select any sector.

WBL = Write Buffer Location. Address must be within the same write

buffer page as PA.

BC = Byte Count. Number of write buffer locations to load minus 1.

Notes:

See Table 1 for description of bus operations.

All values are in hexadecimal.

Except for the read cycle and the fourth cycle of the autoselect

command sequence, all bus cycles are write cycles.

Data bits DQ15–DQ8 are don’t care in command sequences,

except for RD and PD.

Unless otherwise noted, address bits A22–A11 are don’t cares.

No unlock or command cycles required when device is in read

mode.

The Reset command is required to return to the read mode (or to

the erase-suspend-read mode if previously in Erase Suspend)

when the device is in the autoselect mode, or if DQ5 goes high

while the device is providing status information.

The fourth cycle of the autoselect command sequence is a read

cycle. Data bits DQ15–DQ8 are don’t care. See the Autoselect

Command Sequence section for more information.

The device ID must be read in three cycles.

10. If WP# protects the highest address sector, the data is 98h for

factory locked and 18h for not factory locked. If WP# protects the

lowest address sector, the data is 88h for factory locked and 08h

for not factor locked.

11. The total number of cycles in the command sequence is

determined by the number of bytes written to the write buffer. The

maximum number of cycles in the command sequence is 37.

12. The data is 00h for an unprotected sector group and 01h for a

protected sector group.

13. Command sequence resets device for next command after

aborted write-to-buffer operation.

14. The Unlock Bypass command is required prior to the Unlock

Bypass Program command.

15. The Unlock Bypass Reset command is required to return to the

read mode when the device is in the unlock bypass mode.

16. The system may read and program in non-erasing sectors, or

enter the autoselect mode, when in the Erase Suspend mode.

The Erase Suspend command is valid only during a sector erase

operation.

17. The Erase Resume command is valid only during the Erase

Suspend mode.

18. Command is valid when device is ready to read array data or when

device is in autoselect mode.

Command

Sequence

(Note 1)

Bus Cycles (Notes 2–5)

First

Second

Third

Fourth

Fifth

Sixth

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Read (Note 6)

Reset (Note 7)

XXX

Manufacturer ID

AAA

555

AAA

X00

Device ID (Note 9)

AAA

555

AAA

X02

X1C

X1E

SecSi

TM Sector Factory Protect

(Note 10)

AAA

555

AAA

X06

(Note 10)

Sector Group Protect Verify

(Note 12)

AAA

555

AAA

(SA)X04

00/01

Enter SecSi Sector Region

AAA

555

AAA

Exit SecSi Sector Region

AAA

555

AAA

XXX

Program

AAA

555

AAA

Write to Buffer (Note 11)

AAA

555

WBL

Program Buffer to Flash

Write to Buffer Abort Reset (Note 13)

AAA

555

AAA

Unlock Bypass

AAA

555

AAA

Unlock Bypass Program (Note 14)

XXX

Unlock Bypass Reset (Note 15)

XXX

Chip Erase

AAA

555

AAA

555

AAA

Sector Erase

AAA

555

AAA

555

Program/Erase Suspend (Note 16)

XXX

Program/Erase Resume (Note 17)

XXX

CFI Query (Note 18)

AM29LV256MH103REF Datasheet(PDF) 43 Page - Advanced Micro Devices

AM29LV256MH103REF Datasheet(HTML) 43 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL