Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADS9813 Datasheet(PDF) 11 Page - Texas Instruments

Part # ADS9813
Description  ADS9813 18-Bit, 2MSPS, 8-Channel, Simultaneous-Sampling ADC With Integrated Analog Front-End
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS9813 Datasheet(HTML) 11 Page - Texas Instruments

Back Button ADS9813 Datasheet HTML 7Page - Texas Instruments ADS9813 Datasheet HTML 8Page - Texas Instruments ADS9813 Datasheet HTML 9Page - Texas Instruments ADS9813 Datasheet HTML 10Page - Texas Instruments ADS9813 Datasheet HTML 11Page - Texas Instruments ADS9813 Datasheet HTML 12Page - Texas Instruments ADS9813 Datasheet HTML 13Page - Texas Instruments ADS9813 Datasheet HTML 14Page - Texas Instruments ADS9813 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 57 page
background image
5.7 Switching Characteristics
at AVDD_5V = 4.75V to 5.25V, VDD_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V, VREF = 4.096V (internal or external),
and maximum throughput (unless otherwise noted); minimum and maximum values at TA = –40°C to +125°C; typical values
at TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
RESET
tPU
Power-up time for device
25
ms
SPI INTERFACE TIMINGS (Configuration Interface)
tden_CKDO
Delay time: 8th SCLK rising edge to data
enable
22
ns
tdz_CKDO
Delay time: 24th SCLK rising edge to SDO
going Hi-Z
50
ns
td_CKDO
Delay time: SCLK falling edge to
corresponding data valid on SDO
16
ns
tht_CKDO
Delay time: SCLK falling edge to previous
data valid on SDO
2
ns
CMOS DATA INTERFACE
tDCLK
Data clock output
DDR mode
10
ns
SDR mode
20
Clock duty cycle
45
55
%
toff_DCLKDO_r
Time offset: DCLK rising to corresponding
data valid
DDR mode
tDCLK / 4 – 1.5
tDCLK / 4 + 1.5
ns
toff_DCLKDO_f
Time offset: DCLK falling to corresponding
data valid
DDR mode
tDCLK / 4 – 1.5
tDCLK / 4 + 1.5
ns
td_DCLKDO
Time delay: DCLK rising to corresponding
data valid
SDR mode
–1
1
ns
td_SYNC_FCLK
Time delay: SMPL_CLK falling edge with
SYNC signal to corresponding FCLKOUT
rising edge
3
4 tSMPL_CLK
5.8 Timing Diagrams
CS
SCLK
SDI
SDO
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
D
15
D
14
D
13
D
12
D
11
D
10
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
tsu_CKDI
tht_CKDI
td_CKDO
tht_SDO
td_CSCK
thi_CS
SDO is active only when reading registers; Hi-Z otherwise
tdz_CKDO
DO
15
DO
14
DO
13
DO
12
DO
11
DO
10
DO
9
DO
8
DO
7
DO
6
DO
5
DO
4
DO
3
DO
2
DO
1
DO
0
td_CKCS
Hi-Z
tden_CKDO
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Figure 5-1. SPI Configuration Interface
www.ti.com
ADS9813
SBASAQ6 – APRIL 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: ADS9813



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com