56F8036 datasheet(91/164 Pages) FREESCALE

91 / 164 page

56F8036 Data Sheet, Rev. 3

Freescale Semiconductor

Preliminary

6.3.10.9 Quad Timer A, Channel 0 Clock Enable (TA0)—Bit 0

•

0 = The clock is not provided to the Timer A0 module (the Timer A0 module is disabled)

•

1 = The clock is enabled to the Timer A0 module

6.3.11 Stop Disable Register 0 (SD0)

By default, peripheral clocks are disabled during Stop mode in order to maximize power savings. This

system to return to Run mode, this feature is provided so that selected peripherals can be left operating in

Stop mode for the purpose of generating a wake-up interrupt.

For power-conscious applications, it is recommended that only a minimum set of peripherals be

configured to remain operational during Stop mode.

Peripherals should be put in a non-operating (disabled) configuration prior to entering Stop mode unless

their corresponding Stop Disable control is set to 1. Refer to the 56F802X and 56F803XPeripheral

Reference Manual for further details. Reads and writes cannot be made to a module that has its clock

disabled.

Note:

The MSCAN module supports extended power management capabilities including Sleep,

Stop-in-Wait, and Disable modes. MSCAN clocks are selected by MSCAN control registers. For

details, refer to the 56F802X and 56F803XPeripheral Reference Manual.

Figure 6-12 Stop Disable Register 0 (SD0)

6.3.11.1 Comparator B Clock Stop Disable (CMPB_SD)—Bit 15

•

0 = The clock is disabled during Stop mode

•

1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0

6.3.11.2 Comparator A Clock Stop Disable (CMPA_SD)—Bit 14

•

0 = The clock is disabled during Stop mode

•

1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0

6.3.11.3 Digital-to-Analog Converter 1 Clock Stop Disable (DAC1_SD)—Bit 13

•

0 = The clock is disabled during Stop mode

•

1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0

Base + $E

Read

CMPB_

CMPA_

DAC1_

DAC0_

ADC_

I2C_

QSCI0_

QSPI0_

PWM_

Write

RESET

000

56F8036 Datasheet(PDF) 91 Page - Freescale Semiconductor, Inc

56F8036 Datasheet(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL