Electronic Components Datasheet Search
  English  ▼

X  

MAX96752 Datasheet(PDF) 13 Page - Analog Devices

Part # MAX96752
Description  GMSL2 Deserializer with Dual LVDS (OLDI) Output
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

MAX96752 Datasheet(HTML) 13 Page - Analog Devices

Back Button MAX96752 Datasheet HTML 9Page - Analog Devices MAX96752 Datasheet HTML 10Page - Analog Devices MAX96752 Datasheet HTML 11Page - Analog Devices MAX96752 Datasheet HTML 12Page - Analog Devices MAX96752 Datasheet HTML 13Page - Analog Devices MAX96752 Datasheet HTML 14Page - Analog Devices MAX96752 Datasheet HTML 15Page - Analog Devices MAX96752 Datasheet HTML 16Page - Analog Devices MAX96752 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 159 page
background image
Electrical Characteristics (continued)
(VDD18 = 1.7V to 1.9V, VDDD = VDDA = 0.95V to 1.05V or VREG = VREGA = 1.7V to 1.9V, VDDIO = 1.7V to 3.6V, TA = -40°C to +105°C,
EP connected to PCB ground, typical values are at VDD18 = VDDIO = 1.8V, VDDD = VDDA = 1.0V, TA = 25°C, unless otherwise noted.)
(Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
AC ELECTRICAL CHARACTERISTICS / I2C TIMING (Note 2)
SCL Clock Frequency
fSCL
Low fSCL range: (I2C MST_BT = 010, I2C
SLV_SH = 10)
9.6
100
kHz
Mid fSCL range: (I2C MST_BT = 101, I2C
SLV_SH = 01)
100
400
High fSCL range: (I2C MST_BT = 111,
I2C SLV_SH = 00)
400
1000
Start Condition Hold
Time
tHD:STA
fSCL range, low
4
µs
fSCL range, mid
0.6
fSCL range, high
0.26
Low Period of SCL
Clock
tLOW
fSCL range, low
4.7
µs
fSCL range, mid
1.3
fSCL range, high
0.5
High Period of SCL
Clock
tHIGH
fSCL range, low
4
µs
fSCL range, mid
0.6
fSCL range, high
0.26
Repeated Start
Condition Setup Time
tSU:STA
fSCL range, low
4.7
µs
fSCL range, mid
0.6
fSCL range, high
0.26
Data Hold Time
tHD:DAT
fSCL range, low
0
ns
fSCL range, mid
0
fSCL range, high
0
Data Setup Time
tSU:DAT
fSCL range, low
250
ns
fSCL range, mid
100
fSCL range, high
50
Setup Time for Stop
Condition
tSU:STO
fSCL range, low
4
μs
fSCL range, mid
0.6
fSCL range, high
0.26
Bus Free Time
tBUF
fSCL range, low
4.7
μs
fSCL range, mid
1.3
fSCL range, high
0.5
Data Valid Time
tVD:DAT
fSCL range, low
3.45
μs
fSCL range, mid
0.9
fSCL range, high
0.45
Data Valid Acknowledge
Time
tVD:ACK
fSCL range, low
3.45
μs
fSCL range, mid
0.9
fSCL range, high
0.45
MAX96752
GMSL2 Deserializer with Dual LVDS (OLDI)
Output
www.analog.com
Analog Devices | 13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com