P89V660 datasheet(8/89 Pages) NXP

8 / 89 page

P89V660_662_664_1

Product data sheet

Rev. 01 — 2 May 2007

8 of 89

NXP Semiconductors

P89V660/662/664

80C51 with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI

P3[2]/INT0

P3[2] — Port 3 bit 2.

INT0 — External interrupt 0 input.

P3[3]/INT1

P3[3] — Port 3 bit 3.

INT1 — External interrupt 1 input

P3[4]/T0/CEX3

I/O

P3[4] — Port 3 bit 4.

T0 — External count input to Timer/Counter 0.

I/O

CEX3 — Capture/compare external I/O for PCA Module 3.

P3[5]/T1/CEX4

I/O

P3[5] — Port 3 bit 5.

T1 — External count input to Timer/Counter 1

I/O

CEX4 — Capture/compare external I/O for PCA Module 4

P3[6]/WR

P3[6] — Port 3 bit 6.

WR — External data memory write strobe

P3[7]/RD

P3[7] — Port 3 bit 7.

RD — External data memory read strobe.

P4[0] to P4[3]

I/O with

internal

pull-up

Port 4: Port 4 is a 4-bit bidirectional I/O port with internal

pull-ups. Port 4 pins are pulled HIGH by the internal pull-ups

when ‘1’s are written to them and can be used as inputs in this

state. As inputs, Port 4 pins that are externally pulled LOW will

source current (IIL) because of the internal pull-ups.

P4[0]/SCL_1/

SCK

I/O

P4[0] — Port 4 bit 0.

I/O

SCL_1 — Second I2C-bus serial clock input/output

I/O

SCK — Serial clock input/output for SPI

P4[1]/SDA_1/

MISO

I/O

P4[1] — Port 4 bit 1.

I/O

SDA_1 — Second I2C-bus serial data input/output

I/O

MISO — Master input/slave output for SPI

P4[2]/MOSI

I/O

P4[2] — Port 4 bit 2.

I/O

MOSI — Master output/slave input for SPI

P4[3]/SS

P4[3] — Port 4 bit 3.

SS — Slave select input for SPI

PSEN

I/O

Program Store Enable: PSEN is the read strobe for external

program memory. When the device is executing from internal

program memory, PSEN is inactive (HIGH). When the device is

executing code from external program memory, PSEN is

activated twice each machine cycle, except that two PSEN

activations are skipped during each access to external data

memory.

RST

Reset: While the oscillator is running, a HIGH logic state on

this pin for two machine cycles will reset the device.

External Access Enable: EA must be connected to VSS in

order to enable the device to fetch code from the external

program memory. EA must be strapped to VDD for internal

program execution.

Table 3.

Pin description …continued

Symbol

Type

Description

TQFP44

PLCC44

P89V660 Datasheet(PDF) 8 Page - NXP Semiconductors

P89V660 Datasheet(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL