Electronic Components Datasheet Search
  English  ▼

X  

DS3105 Datasheet(PDF) 49 Page - Maxim Integrated Products

Part # DS3105
Description  Line Card Timing IC
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS3105 Datasheet(HTML) 49 Page - Maxim Integrated Products

Back Button DS3105 Datasheet HTML 45Page - Maxim Integrated Products DS3105 Datasheet HTML 46Page - Maxim Integrated Products DS3105 Datasheet HTML 47Page - Maxim Integrated Products DS3105 Datasheet HTML 48Page - Maxim Integrated Products DS3105 Datasheet HTML 49Page - Maxim Integrated Products DS3105 Datasheet HTML 50Page - Maxim Integrated Products DS3105 Datasheet HTML 51Page - Maxim Integrated Products DS3105 Datasheet HTML 52Page - Maxim Integrated Products DS3105 Datasheet HTML 53Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 110 page
background image
Preliminary. Subject to Change Without Notice.
DS3105
Confidential. Document Issued Under Non-Disclosure Agreement. Confidential. Document Issued Under Non-Disclosure Agreement.
49 of 110
Register Name:
TEST1
Register Description:
Test Register 1 (Not Normally Used)
Register Address:
03h
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
PALARM
D180
—
RA
0
8KPOL
0
0
Default
0
0
0
1
0
1
0
0
Bit 7: Phase Alarm (PALARM).
This real-time status bit indicates the state of the T0 DPLL phase lock detector.
See section 7.7.6. (NOTE: This is not the same as T0STATE=Locked.)
0 = T0 DPLL phase-lock parameters are met (FLEN, CLEN, NALOL, FLLOL)
1 = T0 DPLL loss of phase lock
Bit 6: Disable 180 (D180).
When locking to a new reference, the T0 DPLL first tries nearest-edge locking (
±180°)
for the first two seconds. If unsuccessful it then tries full phase/frequency locking (
±360°). Disabling the nearest-
edge locking can reduce lock time by up to two seconds but may cause an unnecessary phase shift (up to 360
°)
when the new reference is close in frequency/phase to the old reference. See section 7.7.5.
0 = normal operation: try nearest-edge locking then phase/frequency locking
1 = phase/frequency locking only
Bit 4: Resync Analog Dividers (RA).
When this bit is set the analog output dividers are always synchronized to
ensure that low-frequency outputs are in sync with the higher-frequency clock from the DPLL.
0 = synchronized for the first two seconds after power-up
1 = always synchronized
Bit 3:
Leave set to zero (test control).
Bit 2: 8kHz Edge Polarity (8KPOL).
Specifies the input clock edge to lock to on the selected reference when it is
configured for LOCK8K mode. See section 7.4.2.
0 = Falling edge
1 = Rising edge
Bit 1:
Leave set to zero (test control).
Bit 0:
Leave set to zero (test control).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com