CS4412A datasheet(9/24 Pages) CIRRUS

9 / 24 page

DS786A1

CS4412A

3. TYPICAL CONNECTION DIAGRAMS

0.1 µF

10 µF

+3.3 V or +5.0 V

IN1

IN4

IN2

IN3

RAMP_CAP

Ch1_PWM

Ch2_PWM

OUT1 35

OUT2 32

OUT3 29

OUT4 26

RAMP

CNFG2

CNFG1

CNFG0

LVD

System

Control

Logic

ERROC12

ERROC34

ERRUVTE

TWR

RST12

RST34

470 µF

0.1 µF

470 µF

+8 V to +18 V

GND 13

GND 16

GND 17

GND 14

GND 15

VD_REG

0.1 µF

10 µF

OCREF

16.2 k

GND 18

GND 19

GND 47

GND 48

GND 20

Thermal Pad

GND 10

Full-Bridge

Output Filter

Channel 2

Audio

Output

Full-Bridge

Output Filter

Channel 1

Audio

Output

* Since ramping is disabled for full-

bridge applications, this capacitor

can be omitted and RAMP_CAP can

be connected directly to VP.

Connect LVD to :

VD if VD = 5 V

GND if VD = 3.3 V

Figure 1. Stereo Full-Bridge Typical Connection Diagram

CS4412A

See Section 5.1.1

for details.

See Section 4.2.1 for details.

See Figure 6.

CS4412A Datasheet(PDF) 9 Page - Cirrus Logic

CS4412A Datasheet(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL