| Electronic Components Datasheet Search |
|
AD52070 Datasheet(PDF) 3 Page - Elite Semiconductor Memory Technology Inc. |
|
|
|||||||||||||||||||||||||||||
AD52070 Datasheet(HTML) 3 Page - Elite Semiconductor Memory Technology Inc. |
|
3 / 33 page ![]() ESMT AD52070 Elite Semiconductor Microelectronics Technology Inc. Publication Date: Oct. 2021 Revision: 1.1 3/33 Pin Assignments G V D D P L IM IT L IM R A T E G A IN /S L V R IN N P V C C G N D O U T P R B S N R O U T N R BSPR 1 2 3 4 5 6 7 28 27 26 25 24 23 22 8 9 10 11 12 13 14 21 20 19 18 17 16 15 A V C C L IN N G N D L IN P AM 0 P V C C G N D BSPL O U T P L B S N L AM 1 O U T N L E -T S S O P - 28 L S D Z R IN P ( T O P V IE W ) S Y N C P V C C P V C C Pin Description NAME E-TSSOP -28L TYP DESCRIPTION SDZ 1 DI Shutdown signal for IC (low = disabled, high = operational). Voltage compliance to AVCC. Chip is with internal pull low, 250kohm@normal state, <250ohm@ fault state. RINP 2 AI Positive audio input for right channel. Connect to GND for MONO mode. RINN 3 AI Negative audio input for right channel. Connect to GND for MONO mode. PLIMIT 4 AI Voltage level for AGC or power limiter. Connect a resistor divider from GVDD to GND to set AGC or power limit level. Give VPLIMIT ≦ 2.1V to set AGC or power limit level. Connect to GND to disable AGC or power limit function, and chip will into mute function when connect to GVDD ( ≧ 2.4V). GVDD 5 P 5V regulated output, with a 1uF X7R (or X5R) ceramic decoupling capacitor is necessary. Not to be used as a supply or connected to any components other than the PLIMIT and GAIN/SLV resistor dividers. GAIN/SLV 6 AI Selects gain depending on pin voltage divider. LIMRATE 7 AI Decay speed for clip free for AGC or power limiter. Connect a resistor divider from GVDD to GND to set decay speed. Connect directly to GND to enable power limit function. GND 8 P Power ground. Connect to the thermal pad. LINP 9 AI Positive audio input for left channel. Connect to GND for PBTL mode. LINN 10 AI Negative audio input for left channel. Connect to GND for PBTL mode. AM1 11 DI AM avoidance frequency selection 1. Chip is with internal pull low, 250kohm. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |