| Electronic Components Datasheet Search |
|
PM5366-PI Datasheet(PDF) 196 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM5366-PI Datasheet(HTML) 196 Page - PMC-Sierra, Inc |
|
196 / 267 page ![]() PRELIMINARY PM5366 TEMAP-84 DATASHEET PMC-2010672 ISSUE 1 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER PROPRIETARY AND CONFIDENTIAL 184 A17 A18 A19 A20 F3 M3 00 A21 A22 A23 A24 S3 C2 00 B1 B2 B3 B4 F4 M4 01 B5 B6 B7 B8 S4 F2 01 B9 B10 B11 B12 F5 M5 01 B13 B14 B15 B16 S5 C3 01 B17 B18 B19 B20 F6 M6 01 B21 B22 B23 B24 S6 F3 01 C1 C2 C3 C4 F1 M7 10 C5 C6 C7 C8 S1 C4 10 C9 C10 C11 C12 F2 M8 10 C13 C14 C15 C16 S2 F4 10 C17 C18 C19 C20 F3 M9 10 C21 C22 C23 C24 S3 C5 10 D1 D2 D3 D4 F4 M10 11 D5 D6 D7 D8 S4 F5 11 D9 D10 D11 D12 F5 M11 11 D13 D14 D15 D16 S5 C6 11 D17 D18 D19 D20 F6 M12 11 D21 D22 D23 D24 S6 F6 11 T1 tributary asynchronous timing is compensated via the V3 octet. T1 tributary link rate adjustments are optionally passed across the SBI via the V4. T1 tributary alarm conditions are optionally passed across the SBI bus via the link rate octet in the V4 location. In synchronous mode, the T1 tributary mapping is fixed to that shown in Table 27 and rate justifications are not possible using the V3 octet. The clock rate information within the link rate octet in the V4 location is not used in synchronous mode. E1 Tributary Mapping Table 29 shows the format for mapping 63 E1s within the SPE octets. The timeslots and framing bits within each E1 are easily located within this mapping for SONET/SDH byte synchronously mapped E1 applications. Unframed E1s use the exact same format for mapping 63 E1s into the SBI except that the E1 tributaries need not align with the timeslot locations associated with channelized E1 applications. The V1,V2 and V4 octets are not used to carry E1 data and are either reserved or used for control information across the interface. When enabled, the V4 octet carries clock phase information across the SBI. The V1 and V2 octets are unused and should be ignored by devices listening to the SBI bus. The V5 and R octets do not carry any information and are fixed to a zero value. The V3 octet carries an E1 data octet but only during rate adjustments as |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |