| Electronic Components Datasheet Search |
|
PM5366-PI Datasheet(PDF) 200 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM5366-PI Datasheet(HTML) 200 Page - PMC-Sierra, Inc |
|
200 / 267 page ![]() PRELIMINARY PM5366 TEMAP-84 DATASHEET PMC-2010672 ISSUE 1 HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER PROPRIETARY AND CONFIDENTIAL 188 DS3 information bits. Table 33 shows the DS3 multi-frame format that is packed into the grey region of Table 31. In this table V5 indicates the V5 octet which is also a stuff octet, R indicates a stuff octet and B indicates the 11 octet DS3 block. Each row in Table 33 is a DS3 multi-frame. The DS3 multi-frame stuffing format is identical for 5 multi-frames and then an extra stuff octet after the V5 octet is added every sixth frame. Table 32 - DS3 Block Format Octet # 1 2 3456 789 10 11 Data RRRFIIII 8*I 8*I 8*I 8*I 8*I 8*I 8*I 8*I 8*I 8*I Table 33 - DS3 Multi-frame Stuffing Format V5 4*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B V5 4*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B V5 4*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B V5 4*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B V5 4*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B V5 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B 5*R 8*B DS3 asynchronous timing is compensated via the H3 octet. DS3 link rate adjustments are optionally passed across the SBI via the Linkrate octet. DS3 alarm conditions are optionally passed across the SBI bus via the Linkrate octet. E3 Tributary Mapping Table 34 shows a E3 tributary mapped within the first synchronous payload envelope SPE1. The V5 indicator pulse identifies the V5 octet. The E3 framing format does not follow an 8KHz frame period so the floating frame located by the V5 indicator and shown in grey in Table 34, will jump around relative to the H1 frame on every pass. In fact the V5 indicator will be asserted two or three times per H1 frame, as is shown by the second and third V5 octet in Table 34. The V5 indicator and payload signals indicate negative and positive rate adjustments which are carried out by either putting a data byte in the H3 octet or leaving empty the octet after the H3 octet. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |