Electronic Components Datasheet Search
  English  ▼

X  

PM5366-PI Datasheet(PDF) 127 Page - PMC-Sierra, Inc

Part # PM5366-PI
Description  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 127 Page - PMC-Sierra, Inc

Back Button PM5366-PI Datasheet HTML 123Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 124Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 125Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 126Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 127Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 128Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 129Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 130Page - PMC-Sierra, Inc PM5366-PI Datasheet HTML 131Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
115
9.37 Microprocessor Interface
The Microprocessor Interface Block provides normal and test mode registers, the
interrupt logic, and the logic required to connect to the Microprocessor Interface.
The normal mode registers are required for normal operation, and test mode
registers are used to enhance the testability of the TEMAP-84.
The Register Memory Map in Table 9 shows where the normal mode registers
are accessed. The resulting register organization splits into sections: Master
configuration registers, T1/E1 registers, DS3 M13 multiplexing registers,
SONET/SDH mapping registers and SBI registers.
On power up reset the TEMAP-84 defaults to 1.544 kbit/s tributaries multiplexed
into the three M13 multiplexers using the DS3 M23 multiplex format. For proper
operation some register configuration is necessary. System side access defaults
to the SBI bus without any tributaries enabled which will leave the SBI Drop bus
tristated. By default interrupts will not be enabled, automatic alarm generation is
disabled, a dual rail DS3 LIU interface is expected and an external transmit
reference clock is required.
Table 9
- Register Memory Map
Address
Register
0x0000
Revision
0x0001
Global Reset
0x0002
Global Configuration
0x0003
SPE #1 Configuration
0x0004
SPE #2 Configuration
0x0005
SPE #3 Configuration
0x0006
Bus Configuration
0x0007
Global Performance Monitor Update
0x0008
Reference Clock Select
0x0009
Recovered Clock#1 Select
0x000A
Recovered Clock#2 Select
0x000B
Recovered Clock#3 Select



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com