PM5366-PI datasheet(152/267 Pages) PMC

152 / 267 page

PRELIMINARY

PM5366 TEMAP-84

DATASHEET

PMC-2010672

ISSUE 1

HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER

AND M13 MULTIPLEXER

PROPRIETARY AND CONFIDENTIAL

140

Bit

Type

Function

Default

Bit 7

R/W

Reserved

Bit 6

Unused

Bit 5

Unused

Bit 4

R/W

PMCTST

Bit 3

DBCTRL

Bit 2

R/W

Reserved

Bit 1

HIZDATA

Bit 0

R/W

HIZIO

This register is used to select TEMAP-84 test features. All bits, except for

PMCTST, are reset to zero by a hardware reset of the TEMAP-84; a software

reset of the TEMAP-84 does not affect the state of the bits in this register.

PMCTST:

The PMCTST bit is used to configure the TEMAP-84 for PMC's

manufacturing tests. When PMCTST is set to logic 1, the TEMAP-84

microprocessor port becomes the test access port used to run the PMC

"canned" manufacturing test vectors. The PMCTST bit can only be cleared

by setting CSB to logic 1.

DBCTRL:

The DBCTRL bit is used to pass control of the data bus drivers to the CSB

pin while PMCTST is a logic 1. When the DBCTRL bit is set to logic 1, the

CSB pin controls the output enable for the data bus. While the DBCTRL bit is

set, holding the CSB pin high causes the TEMAP-84 to drive the data bus

and holding the CSB pin low tri-states the data bus. The DBCTRL bit

overrides the HIZDATA bit. The DBCTRL bit is used to measure the drive

capability of the data bus driver pads. When PMCTST is logic 0, the DBCTRL

bit is ignored.

Reserved:

These bits must be logic 0 for correct operation.

PM5366-PI Datasheet(PDF) 152 Page - PMC-Sierra, Inc

PM5366-PI Datasheet(HTML) 152 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL