Electronic Components Datasheet Search
  English  ▼

X  

PM6388 Datasheet(PDF) 21 Page - PMC-Sierra, Inc

Part # PM6388
Description  OCTAL E1 FRAMER
PDF  345 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6388 Datasheet(HTML) 21 Page - PMC-Sierra, Inc

Back Button PM6388 Datasheet HTML 17Page - PMC-Sierra, Inc PM6388 Datasheet HTML 18Page - PMC-Sierra, Inc PM6388 Datasheet HTML 19Page - PMC-Sierra, Inc PM6388 Datasheet HTML 20Page - PMC-Sierra, Inc PM6388 Datasheet HTML 21Page - PMC-Sierra, Inc PM6388 Datasheet HTML 22Page - PMC-Sierra, Inc PM6388 Datasheet HTML 23Page - PMC-Sierra, Inc PM6388 Datasheet HTML 24Page - PMC-Sierra, Inc PM6388 Datasheet HTML 25Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 345 page
background image
PM6388 EOCTL
DATA SHEET
PMC-1971019
ISSUE 6
OCTAL E1 FRAMER
PROPRIETARY and CONFIDENTIAL to PMC-Sierra Inc. and for its customers’ internal use
2
• Provides an 8-bit microprocessor bus interface for configuration, control, and
status monitoring.
• Low power 3.3V CMOS technology with 5V tolerant inputs.
• Available in a 128 pin PQFP (14 mm by 20 mm) package.
• Provides a -40°C to +85°C Industrial temperature operating range.
Each one of eight receiver sections:
• Frames to ITU-T G.704 basic and CRC-4 multiframe formatted E1 signals.
The framing procedures are consistent with ITU-T G.706 specifications.
• Red, and AIS alarm detection and integration are done according to ITU-T
Q.431 specifications.
• Provides performance monitoring counters sufficiently large as to allow
performance monitor counter polling at a minimum rate of once per second.
Optionally, updates the performance monitoring counters and interrupts the
microprocessor once per second, timed to the receive line. Accumulators are
provided for counting CRC-4 errors, framing bit errors and loss of frame or
change of frame alignment events.
• Provides an optional elastic store for backplane rate adaptation. It may be
used to time the ingress streams to a common clock and frame alignment, or
to facilitate per-channel loopbacks.
• Provides a digital phase locked loop to reduce jitter on the receive clock.
• Supports polled or interrupt-driven servicing of the HDLC interface.
• Optionally extracts a datalink in the E1 national use bits.
• Extracts up to three HDLC links from arbitrary time slots to support the D-
channel for ISDN Primary Rate Interfaces and the C-channels for V5.1/V5.2
interfaces.
• Frames to the E1 signaling multiframe alignment when enabled and extracts
channel associated signaling. Alternatively, a common channel signaling data
link may be extracted from timeslot 16.
• Can be programmed to generate an interrupt on change of signaling state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com