| Electronic Components Datasheet Search |
|
PM6388 Datasheet(PDF) 21 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6388 Datasheet(HTML) 21 Page - PMC-Sierra, Inc |
|
21 / 345 page ![]() PM6388 EOCTL DATA SHEET PMC-1971019 ISSUE 6 OCTAL E1 FRAMER PROPRIETARY and CONFIDENTIAL to PMC-Sierra Inc. and for its customers’ internal use 2 • Provides an 8-bit microprocessor bus interface for configuration, control, and status monitoring. • Low power 3.3V CMOS technology with 5V tolerant inputs. • Available in a 128 pin PQFP (14 mm by 20 mm) package. • Provides a -40°C to +85°C Industrial temperature operating range. Each one of eight receiver sections: • Frames to ITU-T G.704 basic and CRC-4 multiframe formatted E1 signals. The framing procedures are consistent with ITU-T G.706 specifications. • Red, and AIS alarm detection and integration are done according to ITU-T Q.431 specifications. • Provides performance monitoring counters sufficiently large as to allow performance monitor counter polling at a minimum rate of once per second. Optionally, updates the performance monitoring counters and interrupts the microprocessor once per second, timed to the receive line. Accumulators are provided for counting CRC-4 errors, framing bit errors and loss of frame or change of frame alignment events. • Provides an optional elastic store for backplane rate adaptation. It may be used to time the ingress streams to a common clock and frame alignment, or to facilitate per-channel loopbacks. • Provides a digital phase locked loop to reduce jitter on the receive clock. • Supports polled or interrupt-driven servicing of the HDLC interface. • Optionally extracts a datalink in the E1 national use bits. • Extracts up to three HDLC links from arbitrary time slots to support the D- channel for ISDN Primary Rate Interfaces and the C-channels for V5.1/V5.2 interfaces. • Frames to the E1 signaling multiframe alignment when enabled and extracts channel associated signaling. Alternatively, a common channel signaling data link may be extracted from timeslot 16. • Can be programmed to generate an interrupt on change of signaling state. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |