Electronic Components Datasheet Search
  English  ▼

X  

PM6388 Datasheet(PDF) 39 Page - PMC-Sierra, Inc

Part # PM6388
Description  OCTAL E1 FRAMER
PDF  345 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6388 Datasheet(HTML) 39 Page - PMC-Sierra, Inc

Back Button PM6388 Datasheet HTML 35Page - PMC-Sierra, Inc PM6388 Datasheet HTML 36Page - PMC-Sierra, Inc PM6388 Datasheet HTML 37Page - PMC-Sierra, Inc PM6388 Datasheet HTML 38Page - PMC-Sierra, Inc PM6388 Datasheet HTML 39Page - PMC-Sierra, Inc PM6388 Datasheet HTML 40Page - PMC-Sierra, Inc PM6388 Datasheet HTML 41Page - PMC-Sierra, Inc PM6388 Datasheet HTML 42Page - PMC-Sierra, Inc PM6388 Datasheet HTML 43Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 345 page
background image
PM6388 EOCTL
DATA SHEET
PMC-1971019
ISSUE 6
OCTAL E1 FRAMER
PROPRIETARY and CONFIDENTIAL to PMC-Sierra Inc. and for its customers’ internal use
20
INTB
Output
40
Active low open-drain Interrupt signal (INTB). This
signal goes low when an unmasked interrupt event is
detected on any of the internal interrupt sources.
Note that INTB will remain low until all active,
unmasked interrupt sources are acknowledged at
their source.
CSB
Input
65
Active low chip select (CSB). This signal must be
low to enable EOCTL register accesses.
CSB must
go high at least once after a powerup to clear internal
test modes. If CSB is not used, then it should be tied
to an inverted version of RSTB, in which case, RDB
and WRB determine register accesses.
D[0]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
I/O
41
42
43
44
45
46
47
48
Bidirectional data bus (D[7:0]). This bus is used
during EOCTL read and write accesses.
RDB
Input
67
Active low read enable (RDB). This signal is pulsed
low to enable a EOCTL register read access. The
EOCTL drives the D[7:0] bus with the contents of the
addressed register while RDB and CSB are both low.
WRB
Input
66
Active low write strobe (WRB). This signal is pulsed
low to enable a EOCTL register write access. The
D[7:0] bus contents are clocked into the addressed
normal mode register on the rising edge of WRB
while CSB is low.
ALE
Input
53
Address latch enable (ALE). This signal latches the
address bus contents, A[10:0], when low, allowing the
EOCTL to be interfaced to a multiplexed address/data
bus. When ALE is high, the address latches are
transparent. ALE has an integral pull-up.
RSTB
Input
39
Active low reset (RSTB). This signal is set low to
asynchronously reset the EOCTL. RSTB is a
Schmitt-trigger input with integral pull-up. When
resetting the device, RSTB must be asserted for a
minimum of 100 ns to ensure that the EOCTL is
completely reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com