Electronic Components Datasheet Search
  English  ▼

X  

PM6388 Datasheet(PDF) 60 Page - PMC-Sierra, Inc

Part # PM6388
Description  OCTAL E1 FRAMER
PDF  345 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6388 Datasheet(HTML) 60 Page - PMC-Sierra, Inc

Back Button PM6388 Datasheet HTML 56Page - PMC-Sierra, Inc PM6388 Datasheet HTML 57Page - PMC-Sierra, Inc PM6388 Datasheet HTML 58Page - PMC-Sierra, Inc PM6388 Datasheet HTML 59Page - PMC-Sierra, Inc PM6388 Datasheet HTML 60Page - PMC-Sierra, Inc PM6388 Datasheet HTML 61Page - PMC-Sierra, Inc PM6388 Datasheet HTML 62Page - PMC-Sierra, Inc PM6388 Datasheet HTML 63Page - PMC-Sierra, Inc PM6388 Datasheet HTML 64Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 345 page
background image
PM6388 EOCTL
DATA SHEET
PMC-1971019
ISSUE 6
OCTAL E1 FRAMER
PROPRIETARY and CONFIDENTIAL to PMC-Sierra Inc. and for its customers’ internal use
41
ingress direction, then the elastic store is used to buffer between the ingress and
egress clocks to facilitate per-channel loopback.
Figure 7
- Clock Master: NxTS.
FRMR
Framer:
Frame
Alignment,
Alarm
Extraction
BRIF
Ingress
Interface
ID[1:8]
ICLK[1:8]
IFP[1:8]
RLCLK[1:8]
RLD[1:8]
RJAT
Digital Jitter
Attenuator
RECEIVER
ID[x], IFP[x]
Timed to
gapped ICLK[x]
In this mode, ICLK[x] is derived from RLCLK[x], and is gapped on a per channel
(timeslot TS) basis so that a subset of the 32 channels in the E1 frame is extracted
on ID[x]. Channel extraction is controlled by the RPSC block. The number of
ICLK[x] pulses is controllable from 0 to 256 pulses per frame on a per-channel
basis. In this mode, data passes through the EOCTL unchanged during out-of-
frame conditions. The parity functions are not usable in NxTS mode. When the
EOCTL is the clock master in the ingress direction, then the elastic store is used to
buffer between the ingress and egress clocks to facilitate per-channel loopback.
Figure 8
- Clock Slave: ICLK Reference
FRMR
Framer:
Frame
Alignment,
Alarm
Extraction
ELST
Elastic
Store
BRIF
Ingress
Interface
ID[1:8]
ICLK[1:8]
IFP[1:8]
RLCLK[1:8]
RLD[1:8]
CIFP
CICLK
RJAT
Digital Jitter
Attenuator
RECEIVER
ID[x], IFP[x]
Timed to CICLK
In this mode, the elastic store is enabled to permit CICLK to specify the ingress-side
timing. The ingress data on ID[x] is bit aligned to the 2.048 MHz common ingress
clock (CICLK) and is frame aligned to the common ingress frame pulse (CIFP).
ICLK[x] can be enabled to be either a 2.048 MHz jitter attenuated version of
RLCLK[x] or an 8 kHz version of RLCLK[x] (by dividing RLCLK[x] by 256). IFP[x]
indicates either the frame, signaling multiframe, CRC multiframe, or both signaling
and CRC multiframe alignment of ID[x].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com