Electronic Components Datasheet Search
  English  ▼

X  

ADAQ7980 Datasheet(PDF) 13 Page - Analog Devices

Part # ADAQ7980
Description  Quad, 14-Bit, 4 MSPS, Simultaneous Sampling, μModule Data Acquisition Solution
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAQ7980 Datasheet(HTML) 13 Page - Analog Devices

Back Button ADAQ7980 Datasheet HTML 9Page - Analog Devices ADAQ7980 Datasheet HTML 10Page - Analog Devices ADAQ7980 Datasheet HTML 11Page - Analog Devices ADAQ7980 Datasheet HTML 12Page - Analog Devices ADAQ7980 Datasheet HTML 13Page - Analog Devices ADAQ7980 Datasheet HTML 14Page - Analog Devices ADAQ7980 Datasheet HTML 15Page - Analog Devices ADAQ7980 Datasheet HTML 16Page - Analog Devices ADAQ7980 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 45 page
background image
Data Sheet
ADAQ4381-4
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
analog.com
Rev. 0 | 13 of 45
Table 7. Pin Function Descriptions (Continued)
Pin Number
Mnemonic
Type1
Description
C9
SDOC
DO
Serial Data Output C. This pin functions as a serial data output pin to access the conversion results and register
contents.
D1
INC2+
AI
Channel C Positive Input to 2.70 kΩ Gain Resistor Network.
D2
SJC+
AI
ADC Driver Positive Input Summing Node for Channel C.
D6, D7
OUT_LDO
P
Integrated LDO Output Voltage. The voltage at this pin is 3.45 V typical.
D9
SCLK
DI
Serial Clock Input. This serial clock input is for data transfers to and from the ADC.
E2
PD_FDA
P
Active low. Connect this pin to GND to power down (disable) the ADC Drivers. Connect VS+ for normal operation.
E3
MODE_FDA
P
Power Mode for ADC Drivers. Connect to VS+ for full power mode. Connect to GND to enter low power mode.
E6, F5, F6, G7
DNC
N/A3
Do Not Connect. Leave these pins floating/unconnected.
E7
VCC
P
ADC Analog Supply Voltage. This pin is decoupled to ground internally. Additional decoupling capacitors may not be
necessary.
E9
SDI
DI
Serial Data Input. This input provides the data written to the on-chip control registers.
F1
INB2+
AI
Channel B Positive Input to 2.70 kΩ Gain Resistor Network.
F2
SJB+
AI
ADC Driver Positive Input Summing Node for Channel B.
F3, F4, G3, G4
VS−
P
Amplifiers Negative Supply. These pins are decoupled to ground internally. Additional decoupling capacitors may not
be necessary.
F7
REFIN
P
Internal Reference Supply Voltage. Connect to VS+ for normal operation. This pin is decoupled to ground internally.
Additional decoupling capacitors may not be necessary.
F9
SDOB
DO
Serial Data Output B. This pin functions as a serial data output pin to access the conversion results and register
contents.
G1
INB2−
AI
Channel B Negative Input to 2.70 kΩ Gain Resistor Network.
G2
SJB−
AI
ADC Driver Negative Input Summing Node for Channel B.
G6
REFSENSE
AO2
Reference Output Sense pin.
For accurate gain calibration, use this pin to measure the actual level of the internal 3.3 V reference. If not utilized,
leave this pin floating and unconnected.
Capacitive load connected to this pin must not exceed 1 μF to ensure system stability.
G9
SDOA
DO
Serial Data Output A. This pin functions as a serial data output pin to access the conversion results and register
contents.
H2
OUTB−
AO2
ADC Driver Negative Output for Channel B.
H3
OUTB+
AO2
ADC Driver Positive Output for Channel B.
H4
SJA+
AI
ADC Driver Positive Input Summing Node for Channel A.
H5
SJA−
AI
ADC Driver Negative Input Summing Node for Channel A.
H6
OUTA−
AO2
ADC Driver Negative Output for Channel A.
H7
OUTA+
AO2
ADC Driver Positive Output for Channel A.
H9
CS
DI
Chip Select Input. Active low, logic input. This input provides the dual function of initiating conversions on the
ADAQ4381-4 and framing the serial data transfer.
J2
INB1+
AI
Channel B Positive Input to 1.62 kΩ Gain Resistor Network.
J3
INB1−
AI
Channel B Negative Input to 1.62 kΩ Gain Resistor Network.
J4
INA2+
AI
Channel A Positive Input to 2.70 kΩ Gain Resistor Network.
J5
INA2−
AI
Channel A Negative Input to 2.70 kΩ Gain Resistor Network.
J6
INA1+
AI
Channel A Positive Input to 1.62 kΩ Gain Resistor Network.
J7
INA1−
AI
Channel A Negative Input to 1.62 kΩ Gain Resistor Network.
1 AI is analog input, AO is analog output, P is power, DI is digital input, and DO is digital output.
2 Analog output pins are for voltage monitoring/measurement, and setting the gain of ADAQ4381-4 only. These pins must not be driven externally.
3 N/A means not applicable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com