Electronic Components Datasheet Search
  English  ▼

X  

MSC8122 Datasheet(PDF) 11 Page - Freescale Semiconductor, Inc

Part # MSC8122
Description  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8122 Datasheet(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button MSC8122 Datasheet HTML 7Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 8Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 9Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 10Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 11Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 12Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 13Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 14Page - Freescale Semiconductor, Inc MSC8122 Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 88 page
background image
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
1-1
Signals/Connections
1
The MSC8122 external signals are organized into functional groups, as shown in Table 1-1 and Figure 1-1.
Table 1-1 lists the functional groups, the number of signal connections in each group, and references the table that
gives a detailed listing of multiplexed signals within each group. Figure 1-1 shows MSC8122 external signals
organized by function.
Table 1-1.
MSC8122
Functional Signal Groupings
Functional Group
Number of
Signal
Connections
Description
Power (VDD, VCC, and GND)
155
Table 1-2 on page 1-3
Clock
3
Table 1-3 on page 1-3
Reset and configuration
4
Table 1-4 on page 1-3
DSI, system bus, Ethernet, and interrupts
210
Table 1-5 on page 1-4
Memory controller
16
Table 1-6 on page 1-14
General-purpose input/output (GPIO), time-division multiplexed (TDM) interface,
universal asynchronous receiver/ transmitter (UART), Ethernet, and timers
32
Table 1-7 on page 1-16
Dedicated Ethernet signals
3
Table 1-8 on page 1-23
EOnCE and JTAG test access port
7
Table 1-9 on page 1-24
Reserved (denotes connections that are always reserved)
1
Table 1-10 on page 1-24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com