GL852 datasheet(8/31 Pages) GENESYS

8 / 31 page

GL852 USB 2.0 MTT HUB Controller

Page 8

CHAPTER 2

FEATURES

• Compliant to USB specification Revision 2.0

−

4 downstream ports

−

Upstream port supports both high-speed (HS) and full-speed (FS) traffic

−

Downstream ports support HS, FS, and low-speed (LS) traffic

−

1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)

−

Backward compatible to USB specification Revision 1.1

• On-chip 8-bit micro-processor

−

RISC-like architecture

−

USB optimized instruction set

−

Dual cycle instruction execution

−

Performance: 6 MIPS @ 12MHz

−

With 64-byte RAM and 2K internal ROM

−

Support customized PID, VID by reading external EEPROM

−

Support downstream port configuration by reading external EEPROM

• Multiple Transaction translator (MTT)

−

MTT provides respective TT control logics for each downstream port. This is a performance better

choice for USB 2.0 hub.

• Each downstream port supports two-color status indicator, with automatic and manual modes compliant to

USB specification Revision 2.0

• Support both individual and gang modes of power management and over-current detection for

downstream ports

• Support gang mode of power management and over-current detection for downstream ports

• Conform to bus power requirements

• Automatic switching between self-powered and bus-powered modes

• Integrate USB 2.0 transceiver

• PLL embedded with external 12 MHz crystal

• Operate on 3.3 Volts

• Embed serial resister for USB signals and integrate pull-up resister for upstream USB signal

• Improve output drivers with slew-rate control for EMI reduction

• Internal power-fail detection for ESD recovery

• 64-pin LQFP package , 48-pin LQFP package , 48-pin QFN package

• Applications:

−

Stand-alone USB hub

−

Monitor hub

−

PC motherboard USB hub, Docking of notebook

−

Any compound device to support USB HUB function

GL852 Datasheet(PDF) 8 Page - GENESYS LOGIC

GL852 Datasheet(HTML) 8 Page - GENESYS LOGIC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Datasheet Download

Link URL